sure-trust / VLSI-Project-AXI-to-APB-BridgeView external linksLinks
☆22Nov 4, 2023Updated 2 years ago
Alternatives and similar repositories for VLSI-Project-AXI-to-APB-Bridge
Users that are interested in VLSI-Project-AXI-to-APB-Bridge are comparing it to the libraries listed below
Sorting:
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Jul 9, 2023Updated 2 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆40Apr 5, 2025Updated 10 months ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- ☆10Oct 16, 2023Updated 2 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆12Jul 26, 2020Updated 5 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 4 years ago
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆13Jul 24, 2022Updated 3 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- 4 bit CPU (logisim, verilog)☆14Nov 26, 2021Updated 4 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 2 months ago
- ☆14May 8, 2018Updated 7 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- This repository is created to share the R scripts of 3 day online workshop, organized by Metu Stats Club☆12Feb 8, 2021Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Jan 20, 2026Updated 3 weeks ago
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 2 years ago
- ☆18Jun 12, 2023Updated 2 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆15Aug 24, 2023Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- Cheat Sheets☆11Aug 31, 2019Updated 6 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆17May 4, 2024Updated last year