sure-trust / VLSI-Project-AXI-to-APB-Bridge
☆16Updated last year
Alternatives and similar repositories for VLSI-Project-AXI-to-APB-Bridge:
Users that are interested in VLSI-Project-AXI-to-APB-Bridge are comparing it to the libraries listed below
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Architectural design of data router in verilog☆28Updated 5 years ago
- ☆16Updated 10 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆54Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆18Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆39Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- ☆16Updated last year
- ☆13Updated last year
- ☆12Updated this week
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆81Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆41Updated 4 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆15Updated 9 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 6 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆13Updated last year
- ☆14Updated 11 months ago
- ☆17Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 10 months ago
- ☆10Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆57Updated last year
- IEEE Executive project for the year 2021-2022☆8Updated 2 years ago
- ☆40Updated last year
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆24Updated 4 years ago
- Verification IP for APB protocol☆57Updated 4 years ago