☆26Nov 4, 2023Updated 3 years ago
Alternatives and similar repositories for VLSI-Project-AXI-to-APB-Bridge
Users that are interested in VLSI-Project-AXI-to-APB-Bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Jun 28, 2021Updated 5 years ago
- RTL for AXI over UCIe bridge.☆45Updated this week
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Complete collection of general resource of Pynq Z2☆13Feb 26, 2024Updated 2 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆13Jul 26, 2020Updated 6 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- Clock Data Recovery | 時鐘數據恢復☆12Aug 9, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- ☆10Oct 16, 2023Updated 3 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Oct 30, 2026Updated last week
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 5 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆15Oct 8, 2020Updated 6 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆15Dec 16, 2020Updated 5 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆49Jun 16, 2025Updated last year
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 9 years ago
- ☆14Apr 17, 2024Updated 2 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 6 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- A PyTorch-based numerical simulator for decoders in quantum error correction.☆15Updated this week
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆28Aug 2, 2026Updated 3 months ago
- Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.☆10May 31, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- GDB server implemented as a library in C++. To be hooked up to simulation/emulation targets.☆10Oct 18, 2023Updated 3 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆24Dec 15, 2021Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆28Mar 20, 2025Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆135Jul 9, 2023Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- 16 bit CPU created in Vivado with Verilog☆23Jun 30, 2022Updated 4 years ago