Ummidichandrika / 100-Days-of-RTL
☆106Updated last year
Alternatives and similar repositories for 100-Days-of-RTL:
Users that are interested in 100-Days-of-RTL are comparing it to the libraries listed below
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- ☆9Updated 2 years ago
- ☆16Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆41Updated 3 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆87Updated last year
- ☆39Updated last year
- ☆22Updated last year
- ☆10Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆100Updated 11 years ago