☆119Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for 100-Days-of-RTL
Users that are interested in 100-Days-of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆45Jul 20, 2023Updated 3 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- ☆11Apr 18, 2026Updated 6 months ago
- 100 Days of RTL☆429Aug 15, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆135Jul 9, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- ☆10Oct 16, 2023Updated 3 years ago
- ☆22May 25, 2023Updated 3 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆19Feb 26, 2024Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆102Mar 19, 2026Updated 7 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆121Jul 2, 2023Updated 3 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆16Jan 2, 2021Updated 5 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆21Jan 15, 2023Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 4 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆18Aug 13, 2023Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆14Aug 7, 2023Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆28Aug 11, 2022Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 9 years ago
- ☆49Apr 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Architectural design of data router in verilog☆34Dec 29, 2019Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆87Oct 7, 2022Updated 4 years ago
- Verilog/SystemVerilog Guide☆97Jan 4, 2024Updated 2 years ago
- ☆58Jun 19, 2021Updated 5 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆28Mar 20, 2025Updated last year
- Open Source VLSI Tools☆35Feb 6, 2021Updated 5 years ago
- ☆15Sep 27, 2022Updated 4 years ago
Are these results useful?