aseddin / ece_3300Links
ECE 3300 HDL Code
☆60Updated 2 years ago
Alternatives and similar repositories for ece_3300
Users that are interested in ece_3300 are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆161Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆432Updated 4 months ago
- 100 Days of RTL☆403Updated last year
- ☆117Updated last year
- ☆88Updated 2 weeks ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- SystemVerilog Tutorial☆185Updated 2 weeks ago
- Verilog HDL files☆161Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆122Updated 3 years ago
- ☆17Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆158Updated 4 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated 2 months ago
- ☆13Updated last year
- ☆22Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆21Updated 4 years ago
- ☆170Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆26Updated 10 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆56Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆71Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆126Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆97Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆124Updated 2 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago