aseddin / ece_3300
ECE 3300 HDL Code
☆41Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ece_3300
- ☆50Updated last week
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- ☆22Updated 6 months ago
- ☆99Updated 10 months ago
- SystemVerilog Tutorial☆113Updated 11 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆255Updated 2 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆205Updated 3 months ago
- opensource EDA tool flor VLSI design☆29Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- ☆16Updated 9 months ago
- Code associated with Cal Poly Pomona's ECE 4305☆26Updated 3 years ago
- ☆22Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 5 months ago
- ☆12Updated 8 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆83Updated 3 months ago
- ☆120Updated 2 years ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆224Updated 7 months ago
- 100 Days of RTL☆332Updated 2 months ago
- ☆52Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆27Updated 10 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆67Updated 10 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆129Updated last week
- Solve one design problem each day for a month☆38Updated last year
- Lecture about FIR filter on an FPGA☆13Updated 5 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆15Updated 5 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago