aseddin / ece_3300
ECE 3300 HDL Code
☆45Updated 2 years ago
Alternatives and similar repositories for ece_3300:
Users that are interested in ece_3300 are comparing it to the libraries listed below
- This repo provide an index of VLSI content creators and their materials☆146Updated 7 months ago
- ☆27Updated 11 months ago
- ☆63Updated 2 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆233Updated 8 months ago
- opensource EDA tool flor VLSI design☆32Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 4 months ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆115Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆67Updated last year
- SystemVerilog Tutorial☆137Updated last week
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Verilog HDL files☆128Updated 9 months ago
- ☆106Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆96Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆122Updated 8 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆108Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆315Updated 6 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆16Updated 11 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- Trying to get a new skill☆21Updated 2 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆36Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last week
- ☆14Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 4 months ago