aseddin / ece_3300
ECE 3300 HDL Code
☆45Updated 2 years ago
Alternatives and similar repositories for ece_3300:
Users that are interested in ece_3300 are comparing it to the libraries listed below
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- ☆72Updated 2 weeks ago
- ☆27Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆244Updated 9 months ago
- ☆110Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- 100 Days of RTL☆364Updated 8 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆328Updated 8 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆76Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 2 years ago
- opensource EDA tool flor VLSI design☆32Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 3 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ☆16Updated last year
- Trying to get a new skill☆23Updated 4 months ago
- SystemVerilog Tutorial☆142Updated this week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆121Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 11 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆153Updated last month
- ☆22Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆158Updated 5 months ago
- ☆13Updated 7 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- ☆9Updated 2 years ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- Verilog HDL files☆137Updated 11 months ago