ZipCPU / qspiflashLinks
A set of Wishbone Controlled SPI Flash Controllers
☆87Updated 2 years ago
Alternatives and similar repositories for qspiflash
Users that are interested in qspiflash are comparing it to the libraries listed below
Sorting:
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Verilog wishbone components☆117Updated last year
- Verilog SPI master and slave☆57Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Verilog UART☆178Updated 12 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- I2C controller core☆47Updated 2 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- UART 16550 core☆37Updated 11 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- ☆135Updated 8 months ago
- AHB3-Lite Interconnect☆90Updated last year
- Verilog implementation of a RISC-V core☆123Updated 6 years ago