ZipCPU / qspiflashLinks
A set of Wishbone Controlled SPI Flash Controllers
☆84Updated 2 years ago
Alternatives and similar repositories for qspiflash
Users that are interested in qspiflash are comparing it to the libraries listed below
Sorting:
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- UART -> AXI Bridge☆61Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Verilog wishbone components☆116Updated last year
- Wishbone interconnect utilities☆41Updated 5 months ago
- I2C controller core☆47Updated 2 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- AHB3-Lite Interconnect☆90Updated last year
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- ☆134Updated 7 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- UART 16550 core☆37Updated 11 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆121Updated 4 years ago
- ☆70Updated 3 years ago
- Verilog UART☆177Updated 12 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆37Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year