ZipCPU / qspiflashLinks
A set of Wishbone Controlled SPI Flash Controllers
☆82Updated 2 years ago
Alternatives and similar repositories for qspiflash
Users that are interested in qspiflash are comparing it to the libraries listed below
Sorting:
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- I2C controller core☆46Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- UART 16550 core☆37Updated 10 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- JTAG Test Access Port (TAP)☆34Updated 10 years ago
- WISHBONE SD Card Controller IP Core☆124Updated 2 years ago
- Verilog wishbone components☆115Updated last year
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆149Updated 3 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆36Updated 4 years ago