A set of Wishbone Controlled SPI Flash Controllers
☆107Oct 31, 2022Updated 4 years ago
Alternatives and similar repositories for qspiflash
Users that are interested in qspiflash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 3 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆19Nov 9, 2023Updated 2 years ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆423Aug 10, 2026Updated 2 months ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Verilog wishbone components☆137Jan 5, 2024Updated 2 years ago
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- QSPI for SoC☆25Nov 8, 2019Updated 6 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- ☆14Jun 30, 2019Updated 7 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- I2C controller core☆56Jan 1, 2023Updated 3 years ago
- A fork of TinyMLPerf modified to use our of TensorFlow Lite for Microcontrollers utilises a part of the RISC-V Vector Extension to improv…☆11Jan 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Clock Data Recovery | 時鐘數據恢復☆12Aug 9, 2020Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- WISHBONE SD Card Controller IP Core☆136Sep 17, 2022Updated 4 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago