ZipCPU / cordic
A series of CORDIC related projects
☆99Updated 4 months ago
Alternatives and similar repositories for cordic:
Users that are interested in cordic are comparing it to the libraries listed below
- Verilog digital signal processing components☆129Updated 2 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- An implementation of the CORDIC algorithm in Verilog.☆90Updated 6 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆145Updated 3 weeks ago
- A collection of demonstration digital filters☆148Updated last year
- SpinalHDL Hardware Math Library☆85Updated 8 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆54Updated 2 years ago
- Mathematical Functions in Verilog☆91Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆60Updated 2 years ago
- Verilog wishbone components☆113Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- VHDL Modules☆24Updated 10 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆59Updated 9 months ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Fixed Point Math Library for Verilog☆125Updated 10 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- A utility for Composing FPGA designs from Peripherals☆173Updated 3 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆45Updated 9 months ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago