ZipCPU / cordicLinks
A series of CORDIC related projects
☆106Updated 6 months ago
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆139Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- A collection of demonstration digital filters☆152Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Verilog SPI master and slave☆54Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Verilog wishbone components☆115Updated last year
- Mathematical Functions in Verilog☆92Updated 4 years ago
- An implementation of the CORDIC algorithm in Verilog.☆96Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- I2C controller core☆43Updated 2 years ago
- ☆93Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week