A series of CORDIC related projects
☆125Nov 12, 2024Updated last year
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- A collection of demonstration digital filters☆179Jan 18, 2024Updated 2 years ago
- An implementation of the CORDIC algorithm in Verilog.☆112Nov 19, 2018Updated 7 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Wishbone controlled I2C controllers☆59Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆103Oct 31, 2022Updated 3 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆265Apr 18, 2024Updated 2 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Fast CORDIC algorithm for ATAN2 for Arduino☆19Mar 9, 2022Updated 4 years ago
- configurable cordic core in verilog☆55Jul 17, 2014Updated 12 years ago
- InnovateFPGA☆15Apr 30, 2018Updated 8 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,572Dec 8, 2025Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 12 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- 10Gb Ethernet Switch☆269Updated this week
- Digital Interpolation Techniques Applied to Digital Signal Processing☆70Jun 24, 2024Updated 2 years ago
- Interfacing OV7670 Camera module to miniSpartan6+☆12Feb 11, 2015Updated 11 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- ☆13Dec 1, 2025Updated 8 months ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆19Nov 9, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 5, 2026Updated last week
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last month
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆32Dec 25, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 6 months ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- ☆15Sep 23, 2020Updated 5 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆14Mar 30, 2026Updated 4 months ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- A collection of phase locked loop (PLL) related projects☆122Jan 18, 2024Updated 2 years ago