ZipCPU / cordicLinks
A series of CORDIC related projects
☆119Updated last year
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆159Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- A collection of demonstration digital filters☆161Updated last year
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Verilog wishbone components☆123Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆124Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- ☆110Updated 2 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆51Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- An implementation of the CORDIC algorithm in Verilog.☆105Updated 7 years ago
- ☆137Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated this week
- SpinalHDL Hardware Math Library☆93Updated last year
- I2C Master Verilog module☆34Updated 6 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Simple UART controller for FPGA written in VHDL☆106Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆70Updated 4 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆65Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- Verilog implementation of a RISC-V core☆131Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 9 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago