ZipCPU / cordicLinks
A series of CORDIC related projects
☆120Updated last year
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆162Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- A collection of demonstration digital filters☆162Updated last year
- Verilog wishbone components☆124Updated last year
- An implementation of the CORDIC algorithm in Verilog.☆105Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆77Updated 3 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated 3 weeks ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- FuseSoC standard core library☆151Updated 2 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆73Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- A simple implementation of a UART modem in Verilog.☆168Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- ☆69Updated 5 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- ☆114Updated 2 years ago