A wishbone controlled scope for FPGA's
☆88Jan 12, 2024Updated 2 years ago
Alternatives and similar repositories for wbscope
Users that are interested in wbscope are comparing it to the libraries listed below
Sorting:
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆187Dec 23, 2024Updated last year
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated last year
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 10 years ago
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Aug 12, 2017Updated 8 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 11 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆102Jan 18, 2024Updated 2 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- FPGA based transmitter☆103Apr 14, 2017Updated 8 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 6 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Open source design files for the TinyFPGA B-Series boards.☆200Nov 10, 2021Updated 4 years ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Sep 2, 2019Updated 6 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- simple commandline jtag stuff☆35May 26, 2018Updated 7 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago