ZipCPU / wbscope
A wishbone controlled scope for FPGA's
☆78Updated last year
Alternatives and similar repositories for wbscope:
Users that are interested in wbscope are comparing it to the libraries listed below
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆176Updated 3 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆118Updated 8 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- An Open Source configuration of the Arty platform☆129Updated last year
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Wishbone controlled I2C controllers☆47Updated 5 months ago
- FuseSoC standard core library☆132Updated last week
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 5 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆106Updated 3 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Verilog wishbone components☆114Updated last year
- VHDL library 4 FPGAs☆175Updated this week
- Test of the USB3 IP Core from Daisho on a Xilinx device☆89Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- ☆59Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆211Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago