ZipCPU / wbscope
A wishbone controlled scope for FPGA's
☆72Updated 8 months ago
Related projects: ⓘ
- Nitro USB FPGA core☆82Updated 6 months ago
- An Open Source configuration of the Arty platform☆119Updated 8 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆113Updated 8 years ago
- USB Serial on the TinyFPGA BX☆131Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆113Updated 2 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆136Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆82Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆80Updated 6 years ago
- User-friendly explanation of Yosys options☆111Updated 2 years ago
- Verilog wishbone components☆106Updated 8 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆94Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆167Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- FuseSoC standard core library☆105Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated 3 weeks ago
- VHDL library 4 FPGAs☆167Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- open-source logic analyzer for FPGAs☆94Updated 6 years ago
- USB3 PIPE interface for Xilinx 7-Series☆195Updated 2 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- FPGA USB 1.1 Low-Speed Implementation☆32Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆63Updated 2 years ago