ZipCPU / wbscopeLinks
A wishbone controlled scope for FPGA's
☆82Updated last year
Alternatives and similar repositories for wbscope
Users that are interested in wbscope are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆130Updated last year
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆91Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- FPGA USB stack written in LiteX☆127Updated 2 years ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- Miscellaneous ULX3S examples (advanced)☆77Updated last week
- Nitro USB FPGA core☆84Updated last year
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- VHDL library 4 FPGAs☆179Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆108Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- Verilog wishbone components☆115Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆179Updated last week
- Collection of open-source peripherals in Verilog☆177Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆215Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- FuseSoC standard core library☆138Updated this week
- ☆41Updated 5 years ago