ZipCPU / wbscopeLinks
A wishbone controlled scope for FPGA's
☆85Updated last year
Alternatives and similar repositories for wbscope
Users that are interested in wbscope are comparing it to the libraries listed below
Sorting:
- This repository contains small example designs that can be used with the open source icestorm flow.☆153Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆120Updated 4 years ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Nitro USB FPGA core☆85Updated last year
- Wishbone controlled I2C controllers☆55Updated last year
- VHDL library 4 FPGAs☆182Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- A FPGA core for a simple SDRAM controller.☆123Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Verilog wishbone components☆124Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- Xilinx Virtual Cable Daemon☆125Updated 9 months ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- FPGA USB stack written in LiteX☆130Updated 3 years ago
- open-source logic analyzer for FPGAs☆99Updated 7 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆237Updated 3 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago