ZipCPU / wbscope
A wishbone controlled scope for FPGA's
☆74Updated last year
Alternatives and similar repositories for wbscope:
Users that are interested in wbscope are comparing it to the libraries listed below
- This repository contains small example designs that can be used with the open source icestorm flow.☆143Updated 3 years ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆116Updated 8 years ago
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- A utility for Composing FPGA designs from Peripherals☆170Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- An Open Source configuration of the Arty platform☆124Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆102Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- Nitro USB FPGA core☆84Updated 10 months ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- ☆58Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- VHDL library 4 FPGAs☆169Updated this week
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆117Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆161Updated 10 months ago
- Extensible FPGA control platform☆55Updated last year
- FuseSoC standard core library☆124Updated 3 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago