A wishbone controlled scope for FPGA's
☆95Jan 12, 2024Updated 2 years ago
Alternatives and similar repositories for wbscope
Users that are interested in wbscope are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated last month
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 3 years ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- A basic Soft(Gate)ware Defined Radio architecture☆106Jan 18, 2024Updated 2 years ago
- A Video display simulator☆185May 16, 2025Updated last year
- ☆64Jul 21, 2020Updated 6 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Aug 12, 2017Updated 9 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆24May 11, 2021Updated 5 years ago
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆60Jul 22, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆128Jul 7, 2016Updated 10 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 6 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago