Wishbone interconnect utilities
☆44Feb 23, 2026Updated last month
Alternatives and similar repositories for wb_intercon
Users that are interested in wb_intercon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 11 months ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- ☆11Feb 3, 2022Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 6 months ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆19Aug 21, 2022Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- The ZipCPU blog☆18Dec 17, 2025Updated 3 months ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Feb 1, 2022Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆131Sep 17, 2022Updated 3 years ago
- ☆18Aug 21, 2023Updated 2 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- ☆10Jul 12, 2022Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆28Dec 14, 2019Updated 6 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago