Wishbone interconnect utilities
☆44Feb 23, 2026Updated last week
Alternatives and similar repositories for wb_intercon
Users that are interested in wb_intercon are comparing it to the libraries listed below
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- ☆11Feb 3, 2022Updated 4 years ago
- Example baremetal programs for Allwinner H3/H2+ boards.☆11Feb 23, 2019Updated 7 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆130Sep 17, 2022Updated 3 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated last month
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- A C64 SID Chip recreation in FPGA☆42Jun 14, 2022Updated 3 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 7 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- The ZipCPU blog☆18Dec 17, 2025Updated 2 months ago
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆19Aug 21, 2022Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆22May 24, 2017Updated 8 years ago