olofk / wb_interconLinks
Wishbone interconnect utilities
☆41Updated 7 months ago
Alternatives and similar repositories for wb_intercon
Users that are interested in wb_intercon are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Verilog wishbone components☆118Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- UART models for cocotb☆30Updated 3 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ☆39Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- ☆137Updated 9 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated last month
- FuseSoC standard core library☆147Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago