olofk/wb_intercon external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

olofk/wb_intercon

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/olofk/wb_intercon)

Close

olofk / wb_interconView on GitHubMore

• External links
• Readme badge

Wishbone interconnect utilities

☆44Feb 23, 2026Updated last week

Alternatives and similar repositories for wb_intercon

Users that are interested in wb_intercon are comparing it to the libraries listed below

• www-asics-ws / wb_conmax

  View on GitHub
  WISHBONE Interconnect
  ☆11Oct 1, 2017Updated 8 years ago
• skristiansson / wb_sdram_ctrl

  View on GitHub
  SDRAM controller with multiple wishbone slave ports
  ☆30Oct 26, 2018Updated 7 years ago
• rschlaikjer / fpga-3-softcores

  View on GitHub
  Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware
  ☆13Aug 24, 2020Updated 5 years ago
• ZipCPU / qspiflash

  View on GitHub
  A set of Wishbone Controlled SPI Flash Controllers
  ☆97Oct 31, 2022Updated 3 years ago
• alexforencich / verilog-wishbone

  View on GitHub
  Verilog wishbone components
  ☆124Jan 5, 2024Updated 2 years ago
• ZipCPU / dbgbus

  View on GitHub
  A collection of debugging busses developed and presented at zipcpu.com
  ☆42Jan 18, 2024Updated 2 years ago
• semahawk / wishbone

  View on GitHub
  Trying to learn Wishbone by implementing few master/slave devices
  ☆13Jan 7, 2019Updated 7 years ago
• ZipCPU / wbi2c

  View on GitHub
  Wishbone controlled I2C controllers
  ☆57Nov 12, 2024Updated last year
• boschmitt / wishbone

  View on GitHub
  VHDL Implementation
  ☆13Oct 9, 2014Updated 11 years ago
• kalmi / fpga-cam-spartan6-mt9v034

  View on GitHub
  ☆12Sep 8, 2017Updated 8 years ago
• mithro / pmod-hdmi

  View on GitHub
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Apr 5, 2018Updated 7 years ago
• ChinaQMTECH / QM_CYCLONE_V

  View on GitHub
  ☆11Feb 3, 2022Updated 4 years ago
• mprymek / allwinner-baremetal

  View on GitHub
  Example baremetal programs for Allwinner H3/H2+ boards.
  ☆11Feb 23, 2019Updated 7 years ago
• akhan3 / async-fifo

  View on GitHub
  Asynchronous FIFO for transferring data between two asynchronous clock domains
  ☆17Jun 3, 2016Updated 9 years ago
• ulx3s / blink

  View on GitHub
  Repository containing ULX3S blink LED binaries
  ☆13May 16, 2022Updated 3 years ago
• no2fpga / no2ice40

  View on GitHub
  Misc iCE40 specific cores
  ☆14Feb 13, 2023Updated 3 years ago
• ZipCPU / wbspi

  View on GitHub
  A collection of SPI related cores
  ☆21Nov 12, 2024Updated last year
• m-labs / VexRiscv-verilog

  View on GitHub
  Using VexRiscv without installing Scala
  ☆39Nov 10, 2021Updated 4 years ago
• olofk / simple_spi

  View on GitHub
  SPI core
  ☆14Oct 25, 2019Updated 6 years ago
• mczerski / SD-card-controller

  View on GitHub
  WISHBONE SD Card Controller IP Core
  ☆130Sep 17, 2022Updated 3 years ago
• Mecrisp / Nandland-RISC-V

  View on GitHub
  RISC-V Playground on Nandland Go
  ☆16Mar 2, 2023Updated 3 years ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• mattvenn / caravel_user_project

  View on GitHub
  Zero to ASIC group submission for MPW2
  ☆13Mar 26, 2025Updated 11 months ago
• Heng-xiu / implement-CRC-32-in-Verilog

  View on GitHub
  Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU
  ☆15Oct 18, 2014Updated 11 years ago
• no2fpga / no2bootloader

  View on GitHub
  USB DFU bootloader gateware / firmware for FPGAs
  ☆70Jan 30, 2026Updated last month
• stevenbell / csirx

  View on GitHub
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Jul 10, 2019Updated 6 years ago
• bit-hack / icesid

  View on GitHub
  A C64 SID Chip recreation in FPGA
  ☆42Jun 14, 2022Updated 3 years ago
• PulseRain / PulseRain_FP51_MCU

  View on GitHub
  PulseRain FP51 MCU, with peripherals
  ☆17Mar 20, 2018Updated 7 years ago
• mjkkirschner / simpleGPUCore

  View on GitHub
  verilog/FPGA hardware description for very simple GPU
  ☆16Apr 9, 2019Updated 6 years ago
• freecores / wb_dma

  View on GitHub
  WISHBONE DMA/Bridge IP Core
  ☆18Jul 17, 2014Updated 11 years ago
• ZipCPU / website

  View on GitHub
  The ZipCPU blog
  ☆18Dec 17, 2025Updated 2 months ago
• gregdavill / boson-sd-hardware

  View on GitHub
  Simple but Small Frame Grabber
  ☆38Nov 22, 2021Updated 4 years ago
• samlittlewood / caravel_carrier

  View on GitHub
  Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.
  ☆18Sep 24, 2021Updated 4 years ago
• AEW2015 / PYNQ_PR_Overlay

  View on GitHub
  Adding PR to the PYNQ Overlay
  ☆19Apr 19, 2017Updated 8 years ago
• zf3 / some-tang-nano-9k-examples

  View on GitHub
  Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.
  ☆19Aug 21, 2022Updated 3 years ago
• txzing / modbus_crc_verilog

  View on GitHub
  FPGA纯逻辑实现modbus通信
  ☆22Sep 5, 2022Updated 3 years ago
• ZipCPU / wbfmtx

  View on GitHub
  A wishbone controlled FM transmitter hack
  ☆24Jan 16, 2024Updated 2 years ago
• fredrequin / verilator_gowin

  View on GitHub
  Re-coded Gowin GW1N primitives for Verilator use
  ☆21Aug 19, 2022Updated 3 years ago
• seifhelal / Cache-Simulator

  View on GitHub
  A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…
  ☆22May 24, 2017Updated 8 years ago