olofk / wb_intercon
Wishbone interconnect utilities
☆40Updated 2 months ago
Alternatives and similar repositories for wb_intercon:
Users that are interested in wb_intercon are comparing it to the libraries listed below
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 3 months ago
- Wishbone controlled I2C controllers☆49Updated 5 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- UART models for cocotb☆28Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Verilog Repository for GIT☆32Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆77Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- USB 1.1 Host and Function IP core☆22Updated 10 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- UART 16550 core☆34Updated 10 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago