olofk / wb_interconLinks
Wishbone interconnect utilities
☆42Updated 8 months ago
Alternatives and similar repositories for wb_intercon
Users that are interested in wb_intercon are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Verilog wishbone components☆119Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- UART models for cocotb☆31Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Portable HyperRAM controller☆60Updated 10 months ago
- ☆137Updated 10 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- ☆39Updated 4 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- SpinalHDL Hardware Math Library☆93Updated last year