olofk / wb_intercon
Wishbone interconnect utilities
☆39Updated last month
Alternatives and similar repositories for wb_intercon:
Users that are interested in wb_intercon are comparing it to the libraries listed below
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- UART 16550 core☆33Updated 10 years ago
- TCP/IP controlled VPI JTAG Interface.☆64Updated 2 months ago
- UART models for cocotb☆26Updated 2 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Wishbone controlled I2C controllers☆46Updated 4 months ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- Portable HyperRAM controller☆54Updated 3 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Extensible FPGA control platform☆59Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- Spen's Official OpenOCD Mirror☆48Updated last week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago