skristiansson/wb_sdram_ctrl external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

skristiansson/wb_sdram_ctrl

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/skristiansson/wb_sdram_ctrl)

Close

skristiansson / wb_sdram_ctrlView on GitHubMore

• External links
• Readme badge

SDRAM controller with multiple wishbone slave ports

☆30Oct 26, 2018Updated 7 years ago

Alternatives and similar repositories for wb_sdram_ctrl

Users that are interested in wb_sdram_ctrl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• freecores / wb_dma

  View on GitHub
  WISHBONE DMA/Bridge IP Core
  ☆18Jul 17, 2014Updated 12 years ago
• olofk / wb_intercon

  View on GitHub
  Wishbone interconnect utilities
  ☆46Feb 23, 2026Updated 6 months ago
• ZipCPU / dbgbus

  View on GitHub
  A collection of debugging busses developed and presented at zipcpu.com
  ☆45Jan 18, 2024Updated 2 years ago
• Ephraim67 / Linux_commands

  View on GitHub
  Unix Based Command
  ☆18May 8, 2026Updated 3 months ago
• www-asics-ws / wb_conmax

  View on GitHub
  WISHBONE Interconnect
  ☆11Oct 1, 2017Updated 8 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• Zee2 / Typhoon

  View on GitHub
  Typhoon GPU on FPGA
  ☆12Aug 22, 2019Updated 7 years ago
• s117 / FastMultiplier

  View on GitHub
  a fast multiplier implement using verilog
  ☆13Dec 23, 2014Updated 11 years ago
• emard / ulx3s-bin

  View on GitHub
  Quickstart binaries for flashing ULX3S to factory-default state
  ☆28Apr 19, 2022Updated 4 years ago
• ZipCPU / wbpwmaudio

  View on GitHub
  A wishbone controlled PWM (audio) controller
  ☆19Jan 16, 2024Updated 2 years ago
• Heng-xiu / implement-CRC-32-in-Verilog

  View on GitHub
  Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU
  ☆17Oct 18, 2014Updated 11 years ago
• cfelton / minnesota

  View on GitHub
  A collection of HDL cores written in MyHDL.
  ☆12Oct 28, 2015Updated 10 years ago
• RoaLogic / vga_lcd

  View on GitHub
  VGA LCD Core (OpenCores)
  ☆15May 22, 2018Updated 8 years ago
• freecores / simple_spi

  View on GitHub
  SPI core
  ☆12Jul 17, 2014Updated 12 years ago
• srohit0 / CORDIC

  View on GitHub
  CORDIC VLSI-IP for deep learning activation functions
  ☆15Jul 13, 2019Updated 7 years ago
• Deploy open-source AI quickly and easily - Special Bonus Offer • Ad
  Runpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
• rschlaikjer / fpga-3-softcores

  View on GitHub
  Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware
  ☆13Aug 24, 2020Updated 6 years ago
• freecores / mips_16

  View on GitHub
  Educational 16-bit MIPS Processor
  ☆18Feb 16, 2019Updated 7 years ago
• lawrie / MuraxArduino

  View on GitHub
  A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC
  ☆14May 23, 2019Updated 7 years ago
• ZipCPU / website

  View on GitHub
  The ZipCPU blog
  ☆19Jul 18, 2026Updated last month
• WangXuan95 / FPGA-DDR-SDRAM

  View on GitHub
  An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。
  ☆222Sep 15, 2023Updated 2 years ago
• isenser / 0xWS2812

  View on GitHub
  STM32 driver for WS2812 & WS2812B addressable RGB LEDs
  ☆16Mar 29, 2014Updated 12 years ago
• akukulanski / ADC_Sigma_Delta_VHDL

  View on GitHub
  Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
  ☆16Dec 19, 2017Updated 8 years ago
• mczerski / SD-card-controller

  View on GitHub
  WISHBONE SD Card Controller IP Core
  ☆134Sep 17, 2022Updated 3 years ago
• annoyatron255 / m68k

  View on GitHub
  A Motorola 68000 Computer
  ☆24Jun 1, 2019Updated 7 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• udara28 / SDRAM_Controller

  View on GitHub
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Jan 15, 2016Updated 10 years ago
• dan-rodrigues / icestation-32

  View on GitHub
  Compact FPGA game console
  ☆167Nov 14, 2023Updated 2 years ago
• WangXuan95 / FPGA-SDfake

  View on GitHub
  Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。
  ☆137Sep 14, 2023Updated 2 years ago
• ZipCPU / qspiflash

  View on GitHub
  A set of Wishbone Controlled SPI Flash Controllers
  ☆105Oct 31, 2022Updated 3 years ago
• betrusted-io / betrusted-ec

  View on GitHub
  Betrusted embedded controller (UP5K)
  ☆50Dec 22, 2023Updated 2 years ago
• stffrdhrn / sdram-controller

  View on GitHub
  Verilog SDRAM memory controller
  ☆379May 13, 2017Updated 9 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆39Oct 31, 2021Updated 4 years ago
• iansharkey / pandaforth

  View on GitHub
  PandaForth, a port of CamelForth to the GBA by Torlus
  ☆10Sep 3, 2017Updated 9 years ago
• ECP5-PCIe / ECP5-PCIe

  View on GitHub
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆103May 16, 2023Updated 3 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• openrisc / or1k_marocchino

  View on GitHub
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆37Feb 18, 2022Updated 4 years ago
• freecores / zx_ula

  View on GitHub
  ULA chip for ZX Spectrum
  ☆23Jul 17, 2014Updated 12 years ago
• JvanKatwijk / sdr-j-sw

  View on GitHub
  shortwave reception software
  ☆14Jul 17, 2018Updated 8 years ago
• txzing / modbus_crc_verilog

  View on GitHub
  FPGA纯逻辑实现modbus通信
  ☆27Sep 5, 2022Updated 3 years ago
• marsohod4you / Amber-Marsohod2

  View on GitHub
  Port of Amber ARM Core project to Marsohod2 platform
  ☆13Dec 4, 2019Updated 6 years ago
• stffrdhrn / gcc

  View on GitHub
  GCC port rewrite for OpenRISC
  ☆13May 28, 2025Updated last year
• daveshah1 / ulx3s

  View on GitHub
  ☆10Nov 6, 2018Updated 7 years ago