skristiansson / wb_sdram_ctrl
SDRAM controller with multiple wishbone slave ports
☆27Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for wb_sdram_ctrl
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Tools for FPGA development.☆44Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Portable HyperRAM controller☆48Updated 2 weeks ago
- ECP5 FPGA in an "S7 Mini" form factor☆75Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Wishbone controlled I2C controllers☆43Updated 8 months ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆24Updated 10 years ago