skristiansson / wb_sdram_ctrl
SDRAM controller with multiple wishbone slave ports
☆29Updated 6 years ago
Alternatives and similar repositories for wb_sdram_ctrl:
Users that are interested in wb_sdram_ctrl are comparing it to the libraries listed below
- Wishbone interconnect utilities☆41Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Portable HyperRAM controller☆54Updated 5 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆26Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Wishbone controlled I2C controllers☆49Updated 5 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- simple hyperram controller☆11Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- ☆20Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆11Updated 4 years ago
- A complete HDMI transmitter implementation in VHDL☆23Updated 3 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago