skristiansson / wb_sdram_ctrlLinks
SDRAM controller with multiple wishbone slave ports
☆29Updated 7 years ago
Alternatives and similar repositories for wb_sdram_ctrl
Users that are interested in wb_sdram_ctrl are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Portable HyperRAM controller☆62Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Wishbone interconnect utilities☆44Updated 2 weeks ago
- Nitro USB FPGA core☆86Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆34Updated 10 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- ☆37Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago