skristiansson / wb_sdram_ctrlLinks
SDRAM controller with multiple wishbone slave ports
☆29Updated 7 years ago
Alternatives and similar repositories for wb_sdram_ctrl
Users that are interested in wb_sdram_ctrl are comparing it to the libraries listed below
Sorting:
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Wishbone interconnect utilities☆44Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated last week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Portable HyperRAM controller☆62Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- ☆20Updated 3 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- Collection of projects for various FPGA development boards☆47Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Tools for FPGA development.☆49Updated 5 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- ☆39Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Updated 5 years ago