skristiansson / wb_sdram_ctrlLinks
SDRAM controller with multiple wishbone slave ports
☆29Updated 6 years ago
Alternatives and similar repositories for wb_sdram_ctrl
Users that are interested in wb_sdram_ctrl are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 6 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- ☆20Updated 3 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Portable HyperRAM controller☆57Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 4 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Wishbone controlled I2C controllers☆52Updated 9 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Nitro USB FPGA core☆87Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Tools for FPGA development.☆48Updated 3 weeks ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated this week
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 10 months ago