skristiansson / wb_sdram_ctrl
SDRAM controller with multiple wishbone slave ports
☆29Updated 6 years ago
Alternatives and similar repositories for wb_sdram_ctrl:
Users that are interested in wb_sdram_ctrl are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Portable HyperRAM controller☆54Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Wishbone controlled I2C controllers☆47Updated 5 months ago
- Verilog Repository for GIT☆32Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆26Updated 3 years ago
- Tools for FPGA development.☆44Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- ☆35Updated last year
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago