skristiansson / wb_sdram_ctrlLinks
SDRAM controller with multiple wishbone slave ports
☆29Updated 6 years ago
Alternatives and similar repositories for wb_sdram_ctrl
Users that are interested in wb_sdram_ctrl are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 4 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated this week
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Portable HyperRAM controller☆55Updated 6 months ago
- Nitro USB FPGA core☆85Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago