Various projects of SPI loader module for xilinx fpga
☆33Jul 20, 2020Updated 5 years ago
Alternatives and similar repositories for FPGA-SPI-Flash
Users that are interested in FPGA-SPI-Flash are comparing it to the libraries listed below
Sorting:
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆17Jun 7, 2020Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- ☆13Feb 23, 2026Updated last week
- ☆16Dec 16, 2021Updated 4 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- ☆15Jun 22, 2022Updated 3 years ago
- ☆14Mar 12, 2019Updated 6 years ago
- kintex7 ov13850 fpga mipi camera☆20Dec 2, 2025Updated 3 months ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Verilog for the Bus Pirate Ultra FPGA☆26Dec 12, 2019Updated 6 years ago
- QSPI flash support for Xilinx's Zynq devices☆27Jul 28, 2020Updated 5 years ago
- ☆20Dec 13, 2019Updated 6 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- Sample implementations of the attacks shown in https://eprint.iacr.org/2020/1456☆21Dec 2, 2021Updated 4 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆64Jan 12, 2026Updated last month
- These are my UK regional channel setting files for the quansheng uv-k5☆27Oct 5, 2025Updated 4 months ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- Projects for building MIL-STD-1553 communications devices☆30Aug 7, 2024Updated last year
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆29Sep 15, 2022Updated 3 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated this week
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62May 18, 2019Updated 6 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆30May 17, 2016Updated 9 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- Scripts to install Windows 11 25H2 on unsupported PCs (Fast/Advanced/Reset).☆33Oct 7, 2025Updated 4 months ago
- User Space NVMe Driver☆27May 19, 2016Updated 9 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Jun 2, 2024Updated last year