Various projects of SPI loader module for xilinx fpga
☆33Jul 20, 2020Updated 5 years ago
Alternatives and similar repositories for FPGA-SPI-Flash
Users that are interested in FPGA-SPI-Flash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆15Jun 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Mar 12, 2019Updated 7 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 9 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆18Apr 28, 2026Updated last month
- ☆16Dec 16, 2021Updated 4 years ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆13Nov 30, 2020Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆102Oct 31, 2022Updated 3 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 12 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 6 months ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 11 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Dec 9, 2015Updated 10 years ago
- This repository contains sample code integrating Renode with Verilator☆26May 27, 2025Updated last year
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- study of Ampere' Sparse Matmul☆18Jan 10, 2021Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- [ICML2025] KVTuner: Sensitivity-Aware Layer-wise Mixed Precision KV Cache Quantization for Efficient and Nearly Lossless LLM Inference☆28Jan 27, 2026Updated 4 months ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- ☆13Apr 30, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Sep 18, 2023Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- ☆80Feb 4, 2021Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 7 months ago