GOOD-Stuff / FPGA-SPI-FlashLinks
Various projects of SPI loader module for xilinx fpga
☆31Updated 4 years ago
Alternatives and similar repositories for FPGA-SPI-Flash
Users that are interested in FPGA-SPI-Flash are comparing it to the libraries listed below
Sorting:
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated this week
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- hdmi-ts Project☆13Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- VHDL PCIe Transceiver☆28Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- ☆69Updated 3 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- ☆18Updated 3 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆15Updated 3 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆57Updated 2 months ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Updated 6 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- ☆30Updated 8 years ago
- MIPI CSI-2 + MIPI CCS Demo☆72Updated 4 years ago