GOOD-Stuff / FPGA-SPI-FlashLinks
Various projects of SPI loader module for xilinx fpga
☆33Updated 5 years ago
Alternatives and similar repositories for FPGA-SPI-Flash
Users that are interested in FPGA-SPI-Flash are comparing it to the libraries listed below
Sorting:
- USB -> AXI Debug Bridge☆42Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated 9 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Updated 6 years ago
- ☆20Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Updated 9 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- This is a circular buffer controller used in FPGA.☆34Updated 10 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 4 years ago
- ☆36Updated 5 years ago
- ☆80Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆86Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Updated 5 years ago
- A series of CORDIC related projects☆121Updated last year
- USB Full Speed PHY☆48Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 7 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Updated last year
- I2C Master Verilog module☆37Updated 8 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Updated last year
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16Updated 2 months ago
- EE 287 2012 Fall☆32Updated 12 years ago