caicaicai-ji / QSPI_FOR_SOCView external linksLinks
QSPI for SoC
☆23Nov 8, 2019Updated 6 years ago
Alternatives and similar repositories for QSPI_FOR_SOC
Users that are interested in QSPI_FOR_SOC are comparing it to the libraries listed below
Sorting:
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- ☆11Jul 28, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- ☆14Feb 24, 2025Updated 11 months ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆25Jun 7, 2025Updated 8 months ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Feb 13, 2020Updated 6 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- GNU toolchain for AndesCore☆28Dec 23, 2025Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated 2 months ago
- Scripts to install Windows 11 25H2 on unsupported PCs (Fast/Advanced/Reset).☆31Oct 7, 2025Updated 4 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 10 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- FFT implementation using CORDIC algorithm written in Verilog.☆34Sep 6, 2018Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- A simple LoRa Mesh network low level layer for the Semtech SX126x transceivers.☆32Jul 25, 2023Updated 2 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Nov 5, 2022Updated 3 years ago
- Spinbox extension for customtkinter (add-on)☆10Jun 4, 2024Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆31May 1, 2021Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- coreless esp32 controlled drone☆10Mar 17, 2023Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆42Mar 31, 2025Updated 10 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago