QSPI for SoC
☆23Nov 8, 2019Updated 6 years ago
Alternatives and similar repositories for QSPI_FOR_SOC
Users that are interested in QSPI_FOR_SOC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Network on Chip for MPSoC☆28Jun 9, 2026Updated last week
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Feb 13, 2020Updated 6 years ago
- ☆14Feb 24, 2025Updated last year
- GNU toolchain for AndesCore☆30Jun 9, 2026Updated last week
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- Run-length encoding.☆22Nov 4, 2015Updated 10 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆28Jun 7, 2025Updated last year
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- ☆26May 31, 2021Updated 5 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆31Mar 26, 2017Updated 9 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- ☆10Mar 7, 2020Updated 6 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- 实验室项目，用于管理实验室器件，c#编写的Winfrom程序，实现了用户注册，用于权限管理，器件出入库管理存档，数据库用的是MySql。☆12Jul 25, 2017Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆65Jun 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 6 months ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- ☆35Jun 9, 2022Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Gowin USB3.0 Device Controller IP☆16Aug 20, 2024Updated last year
- ☆15Aug 1, 2023Updated 2 years ago
- ☆12Dec 31, 2021Updated 4 years ago