caicaicai-ji / QSPI_FOR_SOCLinks
QSPI for SoC
☆22Updated 5 years ago
Alternatives and similar repositories for QSPI_FOR_SOC
Users that are interested in QSPI_FOR_SOC are comparing it to the libraries listed below
Sorting:
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- ☆36Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆31Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- ☆16Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated 3 weeks ago
- ☆76Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆25Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- 【例程】国产高云FPGA 开发板及其工程☆33Updated 10 months ago
- I2C controller core☆47Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- Implementation of the PCIe physical layer☆49Updated last month