QSPI for SoC
☆24Nov 8, 2019Updated 6 years ago
Alternatives and similar repositories for QSPI_FOR_SOC
Users that are interested in QSPI_FOR_SOC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆27May 31, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated 2 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 12 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The SoC Design for Time-Sensitive Networking (TSN)☆25Dec 5, 2025Updated 10 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- ☆15Jul 16, 2026Updated 3 months ago
- GNU toolchain for AndesCore☆32Jun 9, 2026Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆67Aug 28, 2026Updated last month
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆18Feb 6, 2019Updated 7 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆16Dec 29, 2016Updated 9 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆19May 31, 2026Updated 4 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆106Oct 31, 2022Updated 3 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆28Sep 11, 2026Updated last month
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Apr 24, 2023Updated 3 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- ☆255Jun 25, 2025Updated last year
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆32Mar 26, 2017Updated 9 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago