SD-Card controller, using either SPI, SDIO, or eMMC interfaces
☆412Aug 10, 2026Updated last month
Alternatives and similar repositories for sdspi
Users that are interested in sdspi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆349Sep 14, 2023Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆134Sep 17, 2022Updated 4 years ago
- Opensource DDR3 Controller☆481Sep 12, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆632Oct 10, 2021Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A set of Wishbone Controlled SPI Flash Controllers☆105Oct 31, 2022Updated 3 years ago
- A simple, basic, formally verified UART controller☆350Jan 29, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆130Aug 29, 2022Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,585Updated this week
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆922Dec 6, 2024Updated last year
- Send video/audio over HDMI on an FPGA☆1,292Jul 13, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog PCI express components☆1,656Apr 26, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- 10Gb Ethernet Switch☆275Updated this week
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Common SystemVerilog components☆799Updated this week
- Verilog AXI components for FPGA implementation☆2,142Feb 27, 2025Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 9 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆483Sep 3, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- Small footprint and configurable PCIe core☆727Sep 11, 2026Updated last week
- Verilog I2C interface for FPGA implementation☆728Feb 27, 2025Updated last year
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆302Nov 21, 2020Updated 5 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆42Dec 2, 2018Updated 7 years ago
- Universal utility for programming FPGA☆1,736Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- Basic RISC-V Test SoC☆209Apr 7, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆39May 3, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago