SD-Card controller, using either SPI, SDIO, or eMMC interfaces
☆389Mar 15, 2026Updated 3 months ago
Alternatives and similar repositories for sdspi
Users that are interested in sdspi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆343Sep 14, 2023Updated 2 years ago
- Opensource DDR3 Controller☆456Jun 12, 2026Updated 2 weeks ago
- WISHBONE SD Card Controller IP Core☆134Sep 17, 2022Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A set of Wishbone Controlled SPI Flash Controllers☆102Oct 31, 2022Updated 3 years ago
- A simple, basic, formally verified UART controller☆342Jan 29, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆219Jun 23, 2026Updated last week
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆130Aug 29, 2022Updated 3 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 6 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆906Dec 6, 2024Updated last year
- Send video/audio over HDMI on an FPGA☆1,276Feb 3, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 10Gb Ethernet Switch☆265Jun 22, 2026Updated last week
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆914Jul 1, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 5 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Common SystemVerilog components☆762Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 6 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆462Feb 13, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- Small footprint and configurable PCIe core☆710Jun 22, 2026Updated last week
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆302Nov 21, 2020Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆705Feb 27, 2025Updated last year
- Universal utility for programming FPGA☆1,664Updated this week
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆168Mar 22, 2025Updated last year
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Debug Support for our PULP RISC-V Cores☆314Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆86Aug 9, 2020Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆191Mar 10, 2024Updated 2 years ago