Alternatives and similar repositories for sdspi

Users that are interested in sdspi are comparing it to the libraries listed below

• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆333Updated last week
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆231Updated 2 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆131Updated 2 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆467Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆165Updated 11 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆303Updated last year
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆215Updated 3 years ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆122Updated 2 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆249Updated 6 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆560Updated last month
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆199Updated last year
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆169Updated last year
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆271Updated last year
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆414Updated last week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆349Updated last year
• projf / display_controller
  FPGA display controller with support for VGA, DVI, and HDMI.
  ☆228Updated 5 years ago
• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆70Updated last month
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆117Updated 6 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆269Updated 4 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆125Updated 6 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆236Updated this week
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆384Updated this week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆291Updated last year
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆245Updated last week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆168Updated last week
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆134Updated 3 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆78Updated 4 years ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆184Updated 5 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆136Updated 11 months ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆232Updated 3 years ago