SD-Card controller, using either SPI, SDIO, or eMMC interfaces
☆359Mar 15, 2026Updated this week
Alternatives and similar repositories for sdspi
Users that are interested in sdspi are comparing it to the libraries listed below
Sorting:
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆333Sep 14, 2023Updated 2 years ago
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- WISHBONE SD Card Controller IP Core☆131Sep 17, 2022Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Aug 29, 2022Updated 3 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,525Dec 8, 2025Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆865Dec 6, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Send video/audio over HDMI on an FPGA☆1,258Feb 3, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- Common SystemVerilog components☆728Updated this week
- Small footprint and configurable PCIe core☆670Updated this week
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆297Nov 21, 2020Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- Universal utility for programming FPGA☆1,576Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆158Mar 22, 2025Updated 11 months ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Code to support porting MiST cores to other boards.☆48Feb 26, 2026Updated 3 weeks ago