A collection of debugging busses developed and presented at zipcpu.com
☆45Jan 18, 2024Updated 2 years ago
Alternatives and similar repositories for dbgbus
Users that are interested in dbgbus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated last month
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- The ultimate VCD files comparator☆13May 7, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 6 years ago
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A ZipCPU based demonstration of the MAX1000 FPGA board☆24May 11, 2021Updated 5 years ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 8 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Python Library for SiTCP☆11Apr 26, 2019Updated 7 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated 4 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 3 years ago
- APB Logic☆29Sep 24, 2026Updated last month
- ☆11Dec 9, 2023Updated 2 years ago
- Bitstream Embedded RAM Transfusion☆11Aug 4, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- GSoC 2017: Museum on FPGA - EDSAC☆10Sep 8, 2017Updated 9 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- A simple script using LaTeX and Tikz to generate neural network diagram☆12Sep 29, 2025Updated last year
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- ☆20Jun 18, 2022Updated 4 years ago