A collection of debugging busses developed and presented at zipcpu.com
☆42Jan 18, 2024Updated 2 years ago
Alternatives and similar repositories for dbgbus
Users that are interested in dbgbus are comparing it to the libraries listed below
Sorting:
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆186Dec 23, 2024Updated last year
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- Wishbone interconnect utilities☆44Updated this week
- A data acquisition framework in Python and Verilog.☆43Updated this week
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆17Feb 18, 2026Updated last week
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- ☆13Updated this week
- Tutorial for BeeInvaders game on the Basys3 FPGA board☆12Jul 17, 2023Updated 2 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 9 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago