ZipCPU / dbgbus
A collection of debugging busses developed and presented at zipcpu.com
☆37Updated last year
Alternatives and similar repositories for dbgbus:
Users that are interested in dbgbus are comparing it to the libraries listed below
- Wishbone interconnect utilities☆38Updated last week
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Wishbone controlled I2C controllers☆45Updated 3 months ago
- Extensible FPGA control platform☆57Updated last year
- ☆59Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- A wishbone controlled scope for FPGA's☆75Updated last year
- ☆32Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Open source ISS and logic RISC-V 32 bit project☆42Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Demo SoC for SiliconCompiler.☆56Updated 3 weeks ago
- CMod-S6 SoC☆37Updated 7 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- An Open Source configuration of the Arty platform☆125Updated last year
- ☆36Updated 2 years ago
- JTAG Test Access Port (TAP)☆32Updated 10 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- Platform Level Interrupt Controller☆36Updated 9 months ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 9 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago