ZipCPU / fftdemoLinks
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆46Updated last year
Alternatives and similar repositories for fftdemo
Users that are interested in fftdemo are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- VHDL library 4 FPGAs☆181Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- ☆45Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- Verilog wishbone components☆119Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago