ZipCPU / fftdemoLinks
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆47Updated last year
Alternatives and similar repositories for fftdemo
Users that are interested in fftdemo are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Nitro USB FPGA core☆86Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆60Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- A wishbone controlled scope for FPGA's☆85Updated 2 years ago
- VHDL library 4 FPGAs☆184Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆106Updated last week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago