ZipCPU / fftdemoLinks
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆46Updated last year
Alternatives and similar repositories for fftdemo
Users that are interested in fftdemo are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆57Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- PicoRV☆44Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Nitro USB FPGA core☆85Updated last year