ZipCPU / fftdemo
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆40Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for fftdemo
- A wishbone controlled scope for FPGA's☆72Updated 9 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Tools for FPGA development.☆44Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 9 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆81Updated last month
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- Wishbone controlled I2C controllers☆43Updated 8 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- Extensible FPGA control platform☆53Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- ☆40Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- Xilinx Unisim Library in Verilog☆71Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago