A demonstration showing how several components can be compsed to build a simulated spectrogram
☆47Apr 15, 2024Updated last year
Alternatives and similar repositories for fftdemo
Users that are interested in fftdemo are comparing it to the libraries listed below
Sorting:
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A series of CORDIC related projects☆121Nov 12, 2024Updated last year
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- ☆24Jun 7, 2020Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- ☆10Dec 18, 2017Updated 8 years ago
- Proof-of-concept software for a low-cost correlated antenna array using inexpensive RTL-SDR dongles and single-board computers☆14Jun 29, 2017Updated 8 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆102Jan 18, 2024Updated 2 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- verilog example to drive PCM5102 DAC with FPGA☆18Apr 30, 2018Updated 7 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- Language for composable analysis and generation of digital, analog, and RF signals☆59Mar 11, 2026Updated last week
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆63Jan 12, 2021Updated 5 years ago
- Ten channel, Sigma-Delta, low noise, 32-bit ADC breakboard☆13Mar 18, 2021Updated 5 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Single file utilities for C++.☆30Jan 28, 2026Updated last month
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 10 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 7 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆64Aug 21, 2023Updated 2 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Mar 26, 2023Updated 2 years ago
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- LVGL + Micropython + Blockly☆19Jan 6, 2021Updated 5 years ago
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago