ZipCPU / fftdemoLinks
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆47Updated last year
Alternatives and similar repositories for fftdemo
Users that are interested in fftdemo are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆100Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Nitro USB FPGA core☆86Updated last year
- Wishbone controlled I2C controllers☆57Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- Wishbone interconnect utilities☆44Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆61Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Extensible FPGA control platform☆61Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- ☆139Updated 2 weeks ago
- VHDL library 4 FPGAs☆185Updated this week
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- ☆45Updated 3 years ago
- USB Serial on the TinyFPGA BX☆141Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week