ZipCPU / fftdemoLinks
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆47Updated last year
Alternatives and similar repositories for fftdemo
Users that are interested in fftdemo are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆153Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆124Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Nitro USB FPGA core☆85Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated last week
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- ☆45Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- ☆137Updated 11 months ago
- VHDL library 4 FPGAs☆181Updated this week
- Verilog wishbone components☆123Updated last year
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago