ZipCPU / fftdemoLinks
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆46Updated last year
Alternatives and similar repositories for fftdemo
Users that are interested in fftdemo are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- ☆45Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 2 weeks ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Verilog wishbone components☆116Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆148Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week