ZipCPU / fftdemo
A demonstration showing how several components can be compsed to build a simulated spectrogram
☆40Updated 9 months ago
Alternatives and similar repositories for fftdemo:
Users that are interested in fftdemo are comparing it to the libraries listed below
- A wishbone controlled scope for FPGA's☆74Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Tools for FPGA development.☆44Updated last year
- Small footprint and configurable JESD204B core☆40Updated last week
- Extensible FPGA control platform☆55Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- Small footprint and configurable SPI core☆40Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last year
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- A padring generator for ASICs☆24Updated last year
- Xilinx Unisim Library in Verilog☆72Updated 4 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- PMOD boards for ULX3S☆41Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago