ZipCPU / wbpwmaudioLinks
A wishbone controlled PWM (audio) controller
☆17Updated last year
Alternatives and similar repositories for wbpwmaudio
Users that are interested in wbpwmaudio are comparing it to the libraries listed below
Sorting:
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Wishbone controller for a MEMs microphone☆14Updated 5 years ago
- ☆19Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆21Updated 7 years ago
- Simplified environment for litex☆14Updated 4 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- ☆45Updated last year
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Power analysis of the ICE40UP5K-SG48 devices☆26Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- IP submodules, formatted for easier CI integration☆30Updated last year
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago