ZipCPU / wbpwmaudio
A wishbone controlled PWM (audio) controller
☆16Updated last year
Alternatives and similar repositories for wbpwmaudio:
Users that are interested in wbpwmaudio are comparing it to the libraries listed below
- Wishbone controlled I2C controllers☆48Updated 5 months ago
- Wishbone controller for a MEMs microphone☆14Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 9 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 9 months ago
- Universal Advanced JTAG Debug Interface☆17Updated 11 months ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- ☆19Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- verilog example to drive PCM5102 DAC with FPGA☆18Updated 6 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- PS2 interface☆18Updated 7 years ago