ZipCPU / wbpwmaudioLinks
A wishbone controlled PWM (audio) controller
☆18Updated last year
Alternatives and similar repositories for wbpwmaudio
Users that are interested in wbpwmaudio are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Nitro USB FPGA core☆85Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- ICE40 8K FPGA / STM32F4 development system☆62Updated 8 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- ☆48Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- Wishbone interconnect utilities☆44Updated last week
- USB Full Speed PHY☆48Updated 5 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago