ZipCPU / wbpwmaudio
A wishbone controlled PWM (audio) controller
☆15Updated last year
Alternatives and similar repositories for wbpwmaudio:
Users that are interested in wbpwmaudio are comparing it to the libraries listed below
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago
- Wishbone controller for a MEMs microphone☆14Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 9 years ago
- ☆18Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 8 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- ☆40Updated last year
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆18Updated this week
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago