Implements a simple UVM based testbench for a simple memory DUT.
☆13Oct 26, 2019Updated 6 years ago
Alternatives and similar repositories for Simple_UVM
Users that are interested in Simple_UVM are comparing it to the libraries listed below
Sorting:
- A simple UVM example with DPI☆45Aug 7, 2017Updated 8 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Apr 14, 2021Updated 4 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)☆19Jul 10, 2024Updated last year
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆24Oct 9, 2020Updated 5 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆21Feb 7, 2025Updated last year
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 4 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- Reference examples and short projects using UVM Methodology☆291May 18, 2022Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 9 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆39Nov 24, 2022Updated 3 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- UVM examples and projects☆156Jun 28, 2025Updated 8 months ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago