Small (Q)SPI flash memory programmer in Verilog
☆69Nov 5, 2022Updated 3 years ago
Alternatives and similar repositories for spi_mem_programmer
Users that are interested in spi_mem_programmer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 4 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13May 8, 2025Updated last year
- QSPI for SoC☆25Nov 8, 2019Updated 6 years ago
- A collection of Opal Kelly provided design resources☆19Oct 27, 2026Updated last week
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 3 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆302Feb 11, 2024Updated 2 years ago
- A clone of the LTZ1000 reference board from the HP 3458A 8.5-digit multimeter☆12Jan 24, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is the repository for a verilog implementation of a lzrw1 compression core☆20Dec 8, 2017Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- OpenFPGA ICE40UP5K☆37Aug 8, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 6 years ago
- A verilog implementation of different variants of the PSG/SN76489 sound generator☆11Oct 15, 2022Updated 4 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- DDR3 frame buffer in Verilog, for Gowin FPGA☆13Sep 1, 2025Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆115May 8, 2026Updated 5 months ago
- A collection of headers containing useful tools and gadgets for building C++ programs☆11Feb 26, 2025Updated last year
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆73Feb 21, 2020Updated 6 years ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- SPI Master for FPGA - VHDL and Verilog☆350Aug 22, 2023Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆77Jul 25, 2023Updated 3 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago