Small (Q)SPI flash memory programmer in Verilog
☆69Nov 5, 2022Updated 3 years ago
Alternatives and similar repositories for spi_mem_programmer
Users that are interested in spi_mem_programmer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 3 months ago
- A clone of the LTZ1000 reference board from the HP 3458A 8.5-digit multimeter☆12Jan 24, 2018Updated 8 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- ☆13May 8, 2025Updated 10 months ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆77Dec 7, 2020Updated 5 years ago
- ☆13Aug 7, 2025Updated 7 months ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆296Feb 11, 2024Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Arch Linux ARM for Xilinx Zynq UltraScale+ devices☆13Jul 21, 2024Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A collection of headers containing useful tools and gadgets for building C++ programs☆11Feb 26, 2025Updated last year
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 3 months ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Lightweight and efficient MQTT broker☆15May 25, 2017Updated 8 years ago
- Various projects of SPI loader module for xilinx fpga☆33Jul 20, 2020Updated 5 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- Some Stm32 related stuff☆29Mar 18, 2017Updated 9 years ago
- A voltage source imitating the behaviour of a battery☆14Jun 24, 2019Updated 6 years ago
- FPGA based modular synth.☆19Jan 8, 2017Updated 9 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago