Small (Q)SPI flash memory programmer in Verilog
☆70Nov 5, 2022Updated 3 years ago
Alternatives and similar repositories for spi_mem_programmer
Users that are interested in spi_mem_programmer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆103Oct 31, 2022Updated 3 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yet Another Debug Transport☆30Jul 4, 2026Updated last month
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- A clone of the LTZ1000 reference board from the HP 3458A 8.5-digit multimeter☆12Jan 24, 2018Updated 8 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- ☆13May 8, 2025Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- ☆13Jul 23, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆300Feb 11, 2024Updated 2 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- A voltage source imitating the behaviour of a battery☆16Jun 24, 2019Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆84Dec 7, 2020Updated 5 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 3 months ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆47Jun 19, 2024Updated 2 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- Verilog wishbone components☆134Jan 5, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Lightweight and efficient MQTT broker☆15May 25, 2017Updated 9 years ago
- The official repository of the local FPGA Development Kit.☆23Apr 30, 2019Updated 7 years ago
- Various projects of SPI loader module for xilinx fpga☆34Jul 20, 2020Updated 6 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Audio sample rate converter based on polyphase FIR filter☆40Jan 7, 2022Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Sep 10, 2020Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago