sergachev / spi_mem_programmerLinks
Small (Q)SPI flash memory programmer in Verilog
☆65Updated 3 years ago
Alternatives and similar repositories for spi_mem_programmer
Users that are interested in spi_mem_programmer are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆91Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Wishbone interconnect utilities☆43Updated 9 months ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- UART 16550 core☆37Updated 11 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Verilog wishbone components☆121Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- MIPI DSI controller☆79Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆75Updated 2 years ago
- ☆137Updated 11 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago