ZipCPU / wbi2cLinks
Wishbone controlled I2C controllers
☆53Updated last year
Alternatives and similar repositories for wbi2c
Users that are interested in wbi2c are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Verilog wishbone components☆121Updated last year
- Wishbone to AXI bridge (VHDL)☆43Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆30Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆91Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Nitro USB FPGA core☆85Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- MIPI DSI controller☆79Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year