ZipCPU / wbi2cLinks
Wishbone controlled I2C controllers
☆56Updated last year
Alternatives and similar repositories for wbi2c
Users that are interested in wbi2c are comparing it to the libraries listed below
Sorting:
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- A wishbone controlled scope for FPGA's☆85Updated 2 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- Verilog wishbone components☆123Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆38Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Nitro USB FPGA core☆86Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- A set of Wishbone Controlled SPI Flash Controllers☆95Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- MIPI DSI controller☆82Updated 3 years ago
- ☆20Updated 3 years ago