ZipCPU / wbi2cLinks
Wishbone controlled I2C controllers
☆53Updated 10 months ago
Alternatives and similar repositories for wbi2c
Users that are interested in wbi2c are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- Verilog wishbone components☆118Updated last year
- Wishbone interconnect utilities☆41Updated 7 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- Nitro USB FPGA core☆87Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- ☆39Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- ☆20Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ☆46Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago