ZipCPU / wbi2cLinks
Wishbone controlled I2C controllers
☆52Updated 9 months ago
Alternatives and similar repositories for wbi2c
Users that are interested in wbi2c are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 6 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Verilog wishbone components☆117Updated last year
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Nitro USB FPGA core☆87Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- ☆38Updated 4 years ago
- A series of CORDIC related projects☆110Updated 9 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- ☆45Updated 2 years ago
- MIPI DSI controller☆79Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Verilog Repository for GIT☆33Updated 4 years ago