Wishbone controlled I2C controllers
☆57Nov 12, 2024Updated last year
Alternatives and similar repositories for wbi2c
Users that are interested in wbi2c are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- I2C controller core☆16Jun 1, 2022Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated last month
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- A default project for Terasic's DE1_SOC Altera Cyclone V SoC Development Boards☆11May 1, 2016Updated 9 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- ☆10Dec 18, 2020Updated 5 years ago
- ☆15Jun 27, 2024Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated last year
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- A series of CORDIC related projects☆121Nov 12, 2024Updated last year
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆688Feb 27, 2025Updated last year
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- A Video display simulator☆177May 16, 2025Updated 10 months ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- XTRX PCI driver for linux☆18Mar 19, 2025Updated last year