Wishbone controlled I2C controllers
☆57Nov 12, 2024Updated last year
Alternatives and similar repositories for wbi2c
Users that are interested in wbi2c are comparing it to the libraries listed below
Sorting:
- GSI Timing Gateware and Tools☆14Updated this week
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- I2C controller core☆16Jun 1, 2022Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated last week
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- ☆10Dec 18, 2020Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Wishbone interconnect utilities☆44Updated this week
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Advanced systems have been developed to enable accurate room-scale 3D tracking for virtual reality applications. Steam has recently made …☆13May 4, 2018Updated 7 years ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- A default project for Terasic's DE1_SOC Altera Cyclone V SoC Development Boards☆11May 1, 2016Updated 9 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- ☆15Jun 27, 2024Updated last year
- SPI core☆14Oct 25, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago