ZipCPU / wbi2cLinks
Wishbone controlled I2C controllers
☆49Updated 6 months ago
Alternatives and similar repositories for wbi2c
Users that are interested in wbi2c are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆81Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- RISC-V compliant Timer IP☆12Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Tools for FPGA development.☆45Updated 2 years ago
- Verilog wishbone components☆115Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago