WISHBONE SD Card Controller IP Core
☆131Sep 17, 2022Updated 3 years ago
Alternatives and similar repositories for SD-card-controller
Users that are interested in SD-card-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆362Mar 15, 2026Updated last week
- The Subutai™ Router open hardware project sources.☆15Oct 2, 2017Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated last month
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆333Sep 14, 2023Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- ☆28Jun 13, 2021Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆88May 15, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Verilog clone of YM2149☆43Feb 1, 2025Updated last year
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 13 years ago
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- The ZipCPU blog☆18Dec 17, 2025Updated 3 months ago
- ☆89May 4, 2017Updated 8 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- Using the TinyFPGA BX USB code in user designs☆52Jan 31, 2019Updated 7 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago