mczerski / SD-card-controllerLinks
WISHBONE SD Card Controller IP Core
☆128Updated 3 years ago
Alternatives and similar repositories for SD-card-controller
Users that are interested in SD-card-controller are comparing it to the libraries listed below
Sorting:
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog wishbone components☆119Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆259Updated 6 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated last week
- Verilog UART☆183Updated 12 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆137Updated 10 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆241Updated 5 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AHB3-Lite Interconnect☆94Updated last year
- A simple, basic, formally verified UART controller☆311Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- UART 16550 core☆37Updated 11 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- ☆86Updated 8 years ago
- JTAG Test Access Port (TAP)☆36Updated 11 years ago