VexRiscV system with GDB-Server in Hardware
☆21Jul 5, 2023Updated 3 years ago
Alternatives and similar repositories for VexRiscV_with_HW-GDB_Server
Users that are interested in VexRiscV_with_HW-GDB_Server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆91Aug 13, 2021Updated 5 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 4 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- A Rust embedded HAL crate for LiteX cores☆31Jun 22, 2026Updated 2 months ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Code to support porting MiST cores to other boards.☆49Feb 26, 2026Updated 6 months ago
- KiCad RF Stuff☆14Aug 17, 2021Updated 5 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 3 months ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 5 months ago
- An easy, SerialPort based, MicroPython REPL for micro controllers.☆18Jan 29, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Feb 3, 2023Updated 3 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Sep 8, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 9 months ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 10 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆95Nov 7, 2024Updated last year
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 9 months ago
- Tiny tips for Colorlight i5 FPGA board☆69Mar 26, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Chisel HDL example applications☆30Aug 11, 2022Updated 4 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- A Python library to access and program Renesas GreenPak SPLD's.☆14May 21, 2025Updated last year
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- A carrier board for the ssd2828 and the LH154Q01 & VS035ZSM lcd panels☆22Dec 15, 2024Updated last year
- ☆19Oct 27, 2025Updated 10 months ago