- Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash).
- Implemented operations : Controller Reset, Memory Erase, Program Page and Page Read.
- Functional Verification of DUT : Test Plan, Environment Setup, Constraint Randomization, Corner test cases covered.
- Programming Language : Syste…
☆21Apr 15, 2018Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-Nand-Flash-Memory-Controller
Users that are interested in Design-and-Verification-of-Nand-Flash-Memory-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jun 3, 2019Updated 6 years ago
- ☆45Apr 11, 2017Updated 8 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- AXI Interface Nand Flash Controller (Sync mode)☆104Aug 9, 2024Updated last year
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 5 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 3 months ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- ☆48Apr 7, 2024Updated last year
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 6 years ago
- ☆16May 10, 2019Updated 6 years ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Mar 22, 2026Updated last week
- ☆14Feb 24, 2025Updated last year
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆15Nov 9, 2023Updated 2 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 4 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆21Dec 30, 2020Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated 3 weeks ago
- ☆25May 31, 2021Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆26Apr 28, 2019Updated 6 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 7 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago