manjushpv / Design-and-Verification-of-Nand-Flash-Memory-ControllerLinks
- Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash).
- Implemented operations : Controller Reset, Memory Erase, Program Page and Page Read.
- Functional Verification of DUT : Test Plan, Environment Setup, Constraint Randomization, Corner test cases covered.
- Programming Language : Syste…
☆21Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-Nand-Flash-Memory-Controller
Users that are interested in Design-and-Verification-of-Nand-Flash-Memory-Controller are comparing it to the libraries listed below
Sorting:
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- ☆21Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- Generic AXI to AHB bridge☆17Updated 10 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- ☆36Updated 9 years ago
- ☆20Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆25Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- ☆14Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- ☆52Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago