manjushpv / Design-and-Verification-of-Nand-Flash-Memory-ControllerLinks
- Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash).
- Implemented operations : Controller Reset, Memory Erase, Program Page and Page Read.
- Functional Verification of DUT : Test Plan, Environment Setup, Constraint Randomization, Corner test cases covered.
- Programming Language : Syste…
☆21Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-Nand-Flash-Memory-Controller
Users that are interested in Design-and-Verification-of-Nand-Flash-Memory-Controller are comparing it to the libraries listed below
Sorting:
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆21Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- ☆25Updated 3 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- AXI Interconnect☆53Updated 4 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- The memory model was leveraged from micron.☆24Updated 7 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆44Updated 8 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆26Updated 4 years ago
- ☆30Updated last month
- ☆64Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆21Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago