freecores / simple_spiLinks
SPI core
☆12Updated 11 years ago
Alternatives and similar repositories for simple_spi
Users that are interested in simple_spi are comparing it to the libraries listed below
Sorting:
- PCI bridge☆20Updated 11 years ago
- I2C Slave☆14Updated 11 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆40Updated 4 years ago
- UART 16550 core☆37Updated 11 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆23Updated 7 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆15Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆66Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆124Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- Verilog SPI master and slave☆62Updated 9 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Updated 11 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Verilog SDRAM memory controller☆351Updated 8 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆25Updated 2 years ago
- I2C controller core☆47Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- A Verilog implementation of a processor cache.☆34Updated 7 years ago
- ☆137Updated last year
- An i2c master controller implemented in Verilog☆30Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated 2 months ago