SPI core
☆12Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for simple_spi
Users that are interested in simple_spi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- ULA chip for ZX Spectrum☆21Jul 17, 2014Updated 11 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- ☆13Aug 7, 2025Updated 8 months ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 10 months ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 4 years ago
- An iCE40 UltraPlus 5K FPGA board on a DIP-40 sized board.☆14Mar 15, 2024Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆98Oct 31, 2022Updated 3 years ago
- Add-on board and firmware for the RC2014 computer to provide graphics capabilities☆42Feb 13, 2019Updated 7 years ago
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- MMU for Z80 and eZ80☆21Mar 4, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 74HCT6526☆14Nov 8, 2023Updated 2 years ago
- My notes on various programming languages and CS concepts☆16Dec 8, 2022Updated 3 years ago
- 2023年2月参加OpenMMlab举办的寒假AI实战营笔记☆12Feb 15, 2023Updated 3 years ago
- Source for openrisc.io☆13Jun 29, 2025Updated 9 months ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- A Verilog implementation of a processor cache.☆38Dec 29, 2017Updated 8 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Creating a 640x480x16 colour framebuffer on a Raspberry Pi Pico☆21Apr 10, 2021Updated 5 years ago
- ☆16Jun 14, 2024Updated last year
- RIME A physics based optimization algorithm, Neurocomputing, 2023 https://doi.org/10.1016/j.neucom.2023.02.010, This paper proposes an ef…☆21Aug 9, 2024Updated last year
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- Automatically exported from code.google.com/p/otla☆11Apr 3, 2015Updated 11 years ago
- ☆41Jan 23, 2024Updated 2 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- USB 1.1 Host and Function IP core☆26Jul 17, 2014Updated 11 years ago
- UART 16550 core☆39Jul 17, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Settings used for CachyOS Qtile☆10Sep 29, 2025Updated 6 months ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Geist is the framework I use to make all my own games. It is cross-platform between Windows and Linux.☆15Nov 30, 2025Updated 4 months ago
- ☆18Aug 21, 2023Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- ☆33Jul 9, 2022Updated 3 years ago