freecores / simple_spi
SPI core
☆12Updated 10 years ago
Alternatives and similar repositories for simple_spi:
Users that are interested in simple_spi are comparing it to the libraries listed below
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 4 years ago
- PCI bridge☆18Updated 10 years ago
- UART 16550 core☆34Updated 10 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- I2C Slave☆12Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- I2C controller core☆39Updated 2 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆13Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆23Updated 2 years ago
- ☆36Updated 9 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆10Updated last year
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- RISC-V compliant Timer IP☆12Updated 11 months ago
- AHB3-Lite Interconnect☆88Updated 11 months ago