ZipCPU / dpllLinks
A collection of phase locked loop (PLL) related projects
☆106Updated last year
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆143Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆62Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆149Updated 3 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆114Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- All digital PLL☆28Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- A series of CORDIC related projects☆107Updated 7 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated last week
- Extensible FPGA control platform☆62Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- 10G Low Latency Ethernet☆55Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 2 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago