ZipCPU / dpllLinks
A collection of phase locked loop (PLL) related projects
☆111Updated last year
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆157Updated 2 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- A series of CORDIC related projects☆115Updated 11 months ago
- Verilog wishbone components☆119Updated last year
- ☆26Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- A configurable C++ generator of pipelined Verilog FFT cores☆248Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- All digital PLL☆28Updated 7 years ago
- A collection of demonstration digital filters☆156Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- 10G Low Latency Ethernet☆85Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆40Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- UART -> AXI Bridge☆63Updated 4 years ago
- I2C Master Verilog module☆34Updated 4 months ago