A collection of phase locked loop (PLL) related projects
☆116Jan 18, 2024Updated 2 years ago
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below
Sorting:
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago
- DPLL for phase-locking to 1PPS signal☆34Jul 25, 2016Updated 9 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated 10 months ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Feb 1, 2015Updated 11 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33May 28, 2021Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆50Dec 4, 2025Updated 2 months ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Jun 24, 2024Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 8 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog PCI express components☆1,539Apr 26, 2024Updated last year
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- A collection of Jupyter notebooks for QuTiP simulations☆11Feb 25, 2018Updated 8 years ago
- ☆14Updated this week
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- ☆15Oct 15, 2016Updated 9 years ago
- Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars.☆13Dec 11, 2015Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 2 years ago