A collection of phase locked loop (PLL) related projects
☆117Jan 18, 2024Updated 2 years ago
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below
Sorting:
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated 10 months ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 9 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆70Feb 1, 2015Updated 11 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Jun 24, 2024Updated last year
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆50Dec 4, 2025Updated 3 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 8 months ago
- ☆14Mar 9, 2026Updated last week
- Gateware for USB2Sniffer☆30May 13, 2021Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- A collection of Jupyter notebooks for QuTiP simulations☆11Feb 25, 2018Updated 8 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 9 months ago
- Verilog PCI express components☆1,551Apr 26, 2024Updated last year
- VSD workshop - Phase Locked Loop(PLL) IC Design☆15Aug 4, 2021Updated 4 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Project: Precise Measure of time delays in FPGA☆31Aug 3, 2017Updated 8 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago