ZipCPU / dpll
A collection of phase locked loop (PLL) related projects
☆104Updated last year
Alternatives and similar repositories for dpll:
Users that are interested in dpll are comparing it to the libraries listed below
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Verilog digital signal processing components☆133Updated 2 years ago
- All digital PLL☆28Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated last month
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆152Updated 3 years ago
- Control and Status Register map generator for HDL projects☆115Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- A series of CORDIC related projects☆100Updated 5 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Extensible FPGA control platform☆59Updated last year
- A collection of demonstration digital filters☆148Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆49Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆83Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆160Updated this week
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- Verilog based BCH encoder/decoder