ZipCPU / dpll
A collection of phase locked loop (PLL) related projects
☆101Updated last year
Alternatives and similar repositories for dpll:
Users that are interested in dpll are comparing it to the libraries listed below
- Verilog digital signal processing components☆126Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆143Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆52Updated 2 years ago
- Control and Status Register map generator for HDL projects☆109Updated this week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- Mathematical Functions in Verilog☆88Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- Extensible FPGA control platform☆57Updated last year
- UART -> AXI Bridge☆60Updated 3 years ago
- All digital PLL☆27Updated 7 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- A collection of demonstration digital filters☆145Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Verilog based BCH encoder/decoder☆116Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆47Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆44Updated this week
- Generate testbench for your verilog module.☆36Updated 6 years ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago