A collection of phase locked loop (PLL) related projects
☆123Jan 18, 2024Updated 2 years ago
Alternatives and similar repositories for dpll
Users that are interested in dpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All digital PLL☆30Dec 19, 2017Updated 8 years ago
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 8 years ago
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- ☆11Dec 9, 2023Updated 2 years ago
- 基于Verilog实 现的全数字锁相环☆45Dec 6, 2021Updated 4 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆18Jul 21, 2022Updated 4 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆269Apr 18, 2024Updated 2 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 10 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆20May 4, 2026Updated 5 months ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 7 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 10 years ago
- ☆16Aug 13, 2022Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆106Jan 18, 2024Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog based simulation modell for 7 Series PLL☆18May 4, 2020Updated 6 years ago
- A series of CORDIC related projects☆128Nov 12, 2024Updated last year
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆18Aug 4, 2021Updated 5 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆37May 28, 2021Updated 5 years ago
- Experiments with self-synchronizing LFSR scramblers☆17Oct 11, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆55Jun 29, 2026Updated 4 months ago
- 用MATLAB实现的简单基元检测处理，包括sobel算子边缘检测，SUSAN角点检测（非极大值抑制），以及霍夫变换直线检测。☆10May 4, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HW JPEG decoder wrapper with AXI-4 DMA☆40Oct 25, 2020Updated 6 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆51Aug 15, 2025Updated last year
- CAPI 2.0 Board Support Package☆10May 19, 2020Updated 6 years ago
- Clock Data Recovery | 時鐘數據恢復☆12Aug 9, 2020Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago