ZipCPU / wbfmtx
A wishbone controlled FM transmitter hack
☆21Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for wbfmtx
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Updated 7 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- ice40 USB Analyzer☆57Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆21Updated 4 years ago
- Prototype phase noise analyzer☆18Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Simplified environment for litex☆13Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Enigma in FPGA☆26Updated 5 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆33Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- PMOD boards for ULX3S☆40Updated last year
- Wishbone controlled I2C controllers☆44Updated last week
- A basic Soft(Gate)ware Defined Radio architecture☆74Updated 10 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆52Updated last year
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- GitHub Repository for iotSDR open source material☆31Updated 8 months ago