ZipCPU / wbfmtx
A wishbone controlled FM transmitter hack
☆21Updated last year
Alternatives and similar repositories for wbfmtx:
Users that are interested in wbfmtx are comparing it to the libraries listed below
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- VGA-compatible text mode functionality☆15Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Updated 4 years ago
- Enigma in FPGA☆26Updated 5 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆22Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆28Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- A wishbone controlled PWM (audio) controller☆16Updated last year
- SNES for MiSTer☆15Updated 4 years ago