Verilog FPGA code : including experimental DSP audio processor
☆14Dec 1, 2020Updated 5 years ago
Alternatives and similar repositories for fpga
Users that are interested in fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cheapest UAC2 using STM32F407+USB3300☆21Feb 26, 2025Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Where Lions Roam: Haskell & Hardware on VELDT☆22Dec 15, 2025Updated 10 months ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆14Nov 17, 2023Updated 2 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆30Dec 19, 2016Updated 9 years ago
- Implementation of a low-pass FIR filter in Verilog HDL.☆12Apr 12, 2024Updated 2 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- KPlotting☆13Oct 9, 2026Updated 3 weeks ago
- ULPI Link Wrapper (USB Phy Interface)☆39May 3, 2020Updated 6 years ago
- ☆17Jul 21, 2017Updated 9 years ago
- FPGA 百兆以太网☆13Feb 23, 2019Updated 7 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆18Oct 14, 2023Updated 3 years ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Jul 31, 2026Updated 2 months ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Numerical Methods for Gross-Pitaevskii Equation☆13Dec 16, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 5 months ago
- Super Audio CD ISO-Image decoder addon☆20Sep 30, 2026Updated last month
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- IntoRobot Atom 硬件开源资料☆11Sep 20, 2016Updated 10 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 8 years ago
- ☆12Oct 20, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- CHEAPEST USB ASYNC AUDIO USING STM32F401RB☆29Mar 17, 2024Updated 2 years ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆33Jun 2, 2024Updated 2 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago