sgherbst / sky130-hello-worldLinks
Minimal SKY130 example with self-checking LVS, DRC, and PEX
☆23Updated 4 years ago
Alternatives and similar repositories for sky130-hello-world
Users that are interested in sky130-hello-world are comparing it to the libraries listed below
Sorting:
- KLayout technology files for Skywater SKY130☆40Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last week
- ☆41Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- BAG framework☆41Updated 11 months ago
- Automatic generation of real number models from analog circuits☆41Updated last year
- ☆79Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆90Updated 10 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆23Updated last year
- Circuit Automatic Characterization Engine☆50Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 3 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆66Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated this week
- ☆83Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆120Updated last month
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago