jddes / Frequency-comb-DPLL
Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya
☆36Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for Frequency-comb-DPLL
- Transform the Red Pitaya in an acquisition card☆28Updated 3 years ago
- ☆24Updated 3 weeks ago
- Lock-in and PID application for RedPitaya enviroment☆41Updated last year
- FPGA Based lock in amplifier☆30Updated 10 months ago
- migen + misoc + redpitaya = digital servo☆36Updated 5 years ago
- ☆18Updated last year
- Spectroscopy lock application using RedPitaya☆74Updated last month
- Collections of guides and projects related to testing RedPitaya☆49Updated 5 years ago
- Digital controller for laser frequency stabilization based on the RedPitaya STEMlab 125-14 board☆24Updated 5 months ago
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆37Updated last month
- Digital controller for laser intensity stabilization based on the RedPitaya STEMlab 125-14 board☆18Updated 8 months ago
- Repository for FPGA projects☆43Updated last month
- SDK for FPGA / Linux Instruments☆101Updated 2 weeks ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆36Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆56Updated 4 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆68Updated 7 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆56Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆20Updated last year
- Meta-Project for Sinara: Wiki, inter-board design, incubator for new projects☆51Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆51Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆98Updated last month
- Implementation of tappped delay line TDC on FPGA☆13Updated last year
- Python productivity for RFSoC platforms☆57Updated 6 months ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆139Updated this week
- IPKISS is a parametric design framework focused (but not limited) to Photonic circuit design, originally constructed at Ghent University …☆26Updated 2 years ago
- Former xsection@klayout project☆23Updated 5 months ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆43Updated this week
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆20Updated 7 years ago