All digital PLL
☆30Dec 19, 2017Updated 8 years ago
Alternatives and similar repositories for adpll
Users that are interested in adpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆122Jan 18, 2024Updated 2 years ago
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆25Nov 20, 2019Updated 6 years ago
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆95Jun 12, 2023Updated 3 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- ☆11May 7, 2018Updated 8 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 10 months ago
- ☆22Jan 3, 2026Updated 8 months ago
- 2023年电赛B题国一方案☆27Sep 8, 2023Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Aug 26, 2026Updated last week
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆18Apr 7, 2024Updated 2 years ago
- lz4 in python☆13Apr 20, 2017Updated 9 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 5 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 北京航空航天大学学位论文数据库，调整论文阅读清晰度，下载论文 PDF。☆13Dec 27, 2022Updated 3 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- ☆17May 26, 2021Updated 5 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- ☆13May 5, 2023Updated 3 years ago
- 包含常见的模拟调制解调及数字调制解调的 MATLAB 代码☆37Jul 18, 2023Updated 3 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- MATLAB 2019a functions for easy, data acquisition from the Siglent SDS1202X-E oscilloscope via USB or Ethernet. It also works with other …☆16Apr 19, 2020Updated 6 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated 2 weeks ago
- 本项目集成了全网优秀的攻防工具项目，包含自动化利用，子域名、敏感目录、端口等扫描，各大中间件，cms漏洞利用工具以及应急响应等资料。☆13May 22, 2022Updated 4 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- 配套代码《FPGA Verilog开发实战指南——基于Altera EP4CE10》☆16Jul 22, 2021Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆16Updated this week
- Allows decoding of some 433MHz wireless temperature and humidity sensors☆22Mar 8, 2023Updated 3 years ago