All digital PLL
☆30Dec 19, 2017Updated 8 years ago
Alternatives and similar repositories for adpll
Users that are interested in adpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆15Oct 20, 2025Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆32Mar 4, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆99Jun 12, 2023Updated 3 years ago
- ADPLL 完成階段:Synthesis☆13Apr 17, 2022Updated 4 years ago
- All Digital Phase-Locked Loop (ADPLL)☆46Sep 19, 2026Updated last month
- Project: Precise Measure of time delays in FPGA☆33Aug 3, 2017Updated 9 years ago
- Verilog based simulation modell for 7 Series PLL☆18May 4, 2020Updated 6 years ago
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆25Nov 20, 2019Updated 6 years ago
- Time to Digital Converter on an FPGA☆11Oct 19, 2019Updated 7 years ago
- Decodes Compact Disc data from microscope images of a CD's surface☆13Jan 14, 2023Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆51Sep 27, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- PID HLS Implementation☆11Jul 20, 2021Updated 5 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆310Mar 26, 2022Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- 轻量级跨平台 Verilog 仿真工程管理器，支持 Node cli 和 VS Code 扩展☆16Oct 16, 2026Updated 3 weeks ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆80May 11, 2023Updated 3 years ago
- Clock Data Recovery | 時鐘數據恢復☆12Aug 9, 2020Updated 6 years ago
- ☆14Nov 25, 2014Updated 11 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- lz4 in python☆13Apr 20, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- Repo for Code Kit from http://www.iowahills.com/☆36Aug 14, 2024Updated 2 years ago
- Turn an RP2040 or RP2350 into an FTDI FT232H JTAG adapter, using PIO☆14Aug 22, 2026Updated 2 months ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆15Oct 23, 2026Updated 2 weeks ago
- ☆13May 5, 2023Updated 3 years ago
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- pic32-libs for use with Newlib☆12Mar 7, 2020Updated 6 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆37May 28, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- ☆23Oct 12, 2026Updated 3 weeks ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 7 years ago
- 2023年电赛B题国一方案☆28Sep 8, 2023Updated 3 years ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated 2 months ago
- A short and on point tutorial on how to use an ASIC logic synthesis tool☆17Jul 3, 2026Updated 4 months ago