All digital PLL
☆27Dec 19, 2017Updated 8 years ago
Alternatives and similar repositories for adpll
Users that are interested in adpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 6 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Feb 17, 2023Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆118Jan 18, 2024Updated 2 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆30Mar 4, 2023Updated 3 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆276Mar 26, 2022Updated 4 years ago
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆24Nov 20, 2019Updated 6 years ago
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆86Jun 12, 2023Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆72Feb 1, 2015Updated 11 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Apr 14, 2026Updated 3 weeks ago
- ☆11May 7, 2018Updated 7 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 4 years ago
- ☆15Jun 30, 2025Updated 10 months ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- ☆21Jan 3, 2026Updated 4 months ago
- ☆13May 5, 2023Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Apr 27, 2026Updated last week
- 北京航空航天大学学位论文数据库，调整论文阅读清晰度，下载论文 PDF。☆12Dec 27, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2023年电赛B题国一方案☆26Sep 8, 2023Updated 2 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆39Apr 23, 2026Updated last week
- ☆15Jul 25, 2017Updated 8 years ago
- ☆17May 26, 2021Updated 4 years ago
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- MATLAB 2019a functions for easy, data acquisition from the Siglent SDS1202X-E oscilloscope via USB or Ethernet. It also works with other …☆16Apr 19, 2020Updated 6 years ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VSD workshop - Phase Locked Loop(PLL) IC Design☆15Aug 4, 2021Updated 4 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆278Mar 16, 2026Updated last month
- GeoIP数据库包含了全球范围的IP地址段和相应的地理位置数据，如国家、地区、城市、经纬度等。通过查询IP地址，可以获取与之相关的地理位置信息。数据来源于：maxmind.com☆14Apr 27, 2026Updated last week
- HFSS GUI based on IronPython and .NET☆17May 30, 2020Updated 5 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆37Dec 10, 2023Updated 2 years ago