All digital PLL
☆28Dec 19, 2017Updated 8 years ago
Alternatives and similar repositories for adpll
Users that are interested in adpll are comparing it to the libraries listed below
Sorting:
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- A collection of phase locked loop (PLL) related projects☆117Jan 18, 2024Updated 2 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆24Nov 20, 2019Updated 6 years ago
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 4 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated 3 weeks ago
- ☆35Dec 10, 2023Updated 2 years ago
- 2023年电赛B题国一方案☆25Sep 8, 2023Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- 包含常见的模拟调制解调及数字调制解调的 MATLAB 代码☆33Jul 18, 2023Updated 2 years ago
- ☆11Sep 14, 2025Updated 5 months ago
- Project: Precise Measure of time delays in FPGA☆31Aug 3, 2017Updated 8 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- Decoding an ancient Indian epic containing 718 languages written entirely in a numerical script.☆20Aug 2, 2025Updated 7 months ago
- ☆10Aug 9, 2021Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- EMVLogger is an open-source tool for testing and analyzing EMV chip cards and transaction logs using a comprehensive EMV Kernel Library. …☆13Jun 15, 2024Updated last year
- ☆10Sep 7, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Graph.dll deobfuscated☆16May 15, 2021Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆47Sep 27, 2018Updated 7 years ago
- sram/rram/mram.. compiler☆47Sep 11, 2023Updated 2 years ago
- ☆11Feb 5, 2017Updated 9 years ago
- The FreePMU project delivers an open source Phasor Measurement Unit (PMU) for power system analysis based on the STM32F769 Discovery kit …☆12Aug 25, 2022Updated 3 years ago
- On-device trainable anomaly detection base on MCX platform☆13Jul 21, 2025Updated 7 months ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- A Windows GUI program used to read and write modbus TCP data, written in C#.☆11Apr 2, 2025Updated 11 months ago
- ☆10Dec 27, 2020Updated 5 years ago
- Altium design files for WISP 6, including the basic sensor node and add-on boards☆13Apr 12, 2023Updated 2 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆42Jun 6, 2024Updated last year
- ☆20May 8, 2012Updated 13 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS☆10Mar 6, 2023Updated 3 years ago