All digital PLL
☆28Dec 19, 2017Updated 8 years ago
Alternatives and similar repositories for adpll
Users that are interested in adpll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆121Jan 18, 2024Updated 2 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆31Mar 4, 2023Updated 3 years ago
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 7 years ago
- Project: Precise Measure of time delays in FPGA☆31Aug 3, 2017Updated 8 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆288Mar 26, 2022Updated 4 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆91Jun 12, 2023Updated 3 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆13Apr 14, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 5 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- OpenWrt for Arduino Yún☆13Jan 5, 2017Updated 9 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆16Apr 25, 2020Updated 6 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- ☆22Jan 3, 2026Updated 5 months ago
- ☆13May 5, 2023Updated 3 years ago
- Implementation of tappped delay line TDC on FPGA☆14Dec 28, 2022Updated 3 years ago
- 北京航空航天大学学位论文数据库，调整论文阅读清晰度，下载论文 PDF。☆13Dec 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 2023年电赛B题国一方案☆26Sep 8, 2023Updated 2 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆42Updated this week
- 包含常见的模拟调制解调及数字调制解调的 MATLAB 代码☆35Jul 18, 2023Updated 2 years ago
- ☆15Jul 25, 2017Updated 8 years ago
- ☆17May 26, 2021Updated 5 years ago
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆291Mar 16, 2026Updated 3 months ago
- GeoIP数据库包含了全球范围的IP地址段和相应的地理位置数据，如国家、地区、城市、经纬度等。通过查询IP地址，可以获取与之相关的地理位置信息。数据来源于：maxmind.com☆15Updated this week
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago