Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
☆32Jun 8, 2017Updated 8 years ago
Alternatives and similar repositories for OpenRIO
Users that are interested in OpenRIO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆43May 12, 2016Updated 9 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆18Nov 10, 2017Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆89May 4, 2017Updated 8 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment☆56Feb 15, 2018Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- Testbenches for HDL projects☆22Updated this week
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- A revised version of Avery Pennarun's redo.☆12Nov 9, 2022Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- ☆20Aug 2, 2025Updated 7 months ago
- JESD204 Eye Scan Visualization Utility☆18Mar 16, 2026Updated last week
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- TI HEX-BUS SD Drive Interface☆15Jun 12, 2024Updated last year
- ☆39Dec 11, 2025Updated 3 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- nMigen support for Xilinx Zynq devices☆15Nov 5, 2022Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 10 years ago