magro732 / OpenRIOLinks
Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
☆32Updated 8 years ago
Alternatives and similar repositories for OpenRIO
Users that are interested in OpenRIO are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆61Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- ☆86Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- USB 2.0 Device IP Core☆70Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Verilog wishbone components☆119Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Testbenches for HDL projects☆21Updated last week
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- ☆36Updated 5 years ago
- ☆30Updated 8 years ago
- general-cores☆21Updated 3 months ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago