magro732 / OpenRIOLinks
Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
☆33Updated 8 years ago
Alternatives and similar repositories for OpenRIO
Users that are interested in OpenRIO are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆62Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Testbenches for HDL projects☆18Updated this week
- Verilog Repository for GIT☆33Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- general-cores☆19Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- ☆32Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Library of reusable VHDL components☆28Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆41Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- Triple Modular Redundancy☆27Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago