All Digital Phase-Locked Loop
☆12May 22, 2023Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 5 months ago
- Solidstate relay card for Keithley DMM6500 using an STM32 microcontroller☆16Apr 11, 2021Updated 4 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 8 months ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆37Mar 10, 2026Updated last week
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆117Jan 18, 2024Updated 2 years ago
- KiCAD Templates for DEC FLIP CHIP Modules☆17May 11, 2022Updated 3 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆15Aug 4, 2021Updated 4 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- Standardised instrument control, data handling and simple GUI creation library for making experiment control programs.☆32Mar 4, 2026Updated 2 weeks ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Save as root in SublimeText -☆32Aug 11, 2016Updated 9 years ago
- All Digital Phase-Locked Loop (ADPLL)☆28Jan 16, 2024Updated 2 years ago
- Tiva Ware C Series blinky example using CMake and Visual Studio Code☆16Aug 5, 2019Updated 6 years ago
- PCA in rust☆16Jul 30, 2023Updated 2 years ago
- ☆15Feb 24, 2019Updated 7 years ago
- ☆34Nov 4, 2018Updated 7 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- ☆32Mar 12, 2021Updated 5 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ThemeSupport is a small library that can be used to determine whether the operating system is using a light or dark theme.☆13Jun 13, 2024Updated last year
- efficient tools for LiDAR processing☆13Mar 19, 2020Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Mar 12, 2026Updated last week
- TI TIVA: development platform for PlatformIO☆11Mar 21, 2023Updated 3 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- ☆22Nov 4, 2020Updated 5 years ago
- 一些经典且高质量的电子书分享☆22May 7, 2019Updated 6 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- 下载人教版电子教材。分别使用 php 和 python 实现，其中 php 基于 curl 库的协程模式实现多并发，python 基于线程池实现多并发。☆12May 22, 2023Updated 2 years ago
- 相当不错的图书，例如《数学之美》、《浪潮之巅》、《TCP/IP卷一/卷二/卷三》等；一些大的上传受限制的文件在这里：https://download.csdn.net/download/singgel☆11Jan 4, 2019Updated 7 years ago
- A promise based client implementation of the TwinCAT AMS and ADS protocols from Beckhoff.☆12Jul 29, 2020Updated 5 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 8 months ago