All Digital Phase-Locked Loop
☆12May 22, 2023Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 4 months ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆116Jan 18, 2024Updated 2 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- DDRFW-UTIL tool repository☆14Feb 11, 2026Updated 2 weeks ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- ☆14Oct 2, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- W5500底层驱动接口，使用STM32单片机，编写了所有底层操作，并有类socket操作接口，提供所有的测试示例☆10Jan 15, 2019Updated 7 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- cpufuzz is a dumb, simple and portable CPU fuzzer☆11Jan 27, 2019Updated 7 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 7 months ago
- Original DVS128 Gesture Dataset in PyTorch☆13Jun 6, 2023Updated 2 years ago
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated last week
- ☆12May 29, 2020Updated 5 years ago
- ☆13May 5, 2023Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- GSI Timing Gateware and Tools☆14Updated this week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Object-oriented base framework for building TwinCAT 3 projects. NB: under heavy development!☆13May 10, 2024Updated last year
- efficient tools for LiDAR processing☆13Mar 19, 2020Updated 5 years ago
- 相当不错的图书，例如《数学之美》、《浪潮之巅》、《TCP/IP卷一/卷二/卷三》等；一些大的上传受限制的文件在这里：https://download.csdn.net/download/singgel☆10Jan 4, 2019Updated 7 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆12Mar 12, 2025Updated 11 months ago
- ☆14Feb 23, 2026Updated last week
- Augmenting engineering workflows with Probabilistic Machine Learning☆10Feb 9, 2026Updated 2 weeks ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- A promise based client implementation of the TwinCAT AMS and ADS protocols from Beckhoff.☆12Jul 29, 2020Updated 5 years ago