Enanter / ADPLLLinks
All Digital Phase-Locked Loop
☆12Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- All digital PLL☆28Updated 7 years ago
- Testbenches for HDL projects☆19Updated this week
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- ☆24Updated this week
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆26Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 3 weeks ago
- UART models for cocotb☆29Updated 2 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆11Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 2 months ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago