intel / multi_power_sequencer
Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc.
☆17Updated last month
Alternatives and similar repositories for multi_power_sequencer:
Users that are interested in multi_power_sequencer are comparing it to the libraries listed below
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- Extensible FPGA control platform☆56Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆30Updated 3 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 9 years ago
- general-cores☆18Updated 4 months ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆43Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆32Updated this week
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆41Updated 2 years ago
- Small footprint and configurable SPI core☆40Updated 3 weeks ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- Wishbone interconnect utilities☆38Updated 8 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Library of reusable VHDL components☆26Updated 10 months ago
- Dockerized FPGA toolchain experiments☆28Updated 11 months ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago