intel / multi_power_sequencer
Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc.
☆17Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for multi_power_sequencer
- Small footprint and configurable JESD204B core☆40Updated last month
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆35Updated 3 years ago
- ☆15Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Extensible FPGA control platform☆54Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- Small footprint and configurable SPI core☆39Updated 3 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- ☆29Updated 3 years ago
- PolarFire SoC Documentation☆42Updated 3 weeks ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆64Updated 4 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆44Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Generic Logic Interfacing Project☆44Updated 4 years ago
- sample VCD files☆36Updated 9 months ago
- Dockerized FPGA toolchain experiments☆28Updated 9 months ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- Vivado build system☆66Updated 3 weeks ago
- AHB3-Lite to Wishbone Bridge☆12Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- ☆80Updated 7 years ago
- general-cores☆18Updated 2 months ago