intel / multi_power_sequencerLinks
Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc.
☆19Updated 7 months ago
Alternatives and similar repositories for multi_power_sequencer
Users that are interested in multi_power_sequencer are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable JESD204B core☆49Updated 2 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ☆113Updated 8 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 9 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated last week
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 4 years ago
- Vivado build system☆69Updated last week
- Dockerized FPGA toolchain experiments☆29Updated last year
- general-cores☆21Updated 5 months ago
- Triple Modular Redundancy☆28Updated 6 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆119Updated last week
- ☆26Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- ☆33Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆77Updated last week
- SDK for FPGA / Linux Instruments☆107Updated last month
- VHDL-2008 Support Library☆57Updated 9 years ago
- Python package for IBIS-AMI model development and testing☆31Updated last week
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago