intel / multi_power_sequencerLinks
Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc.
☆18Updated last month
Alternatives and similar repositories for multi_power_sequencer
Users that are interested in multi_power_sequencer are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable JESD204B core☆44Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆46Updated 5 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆30Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- ☆32Updated 2 years ago
- ☆112Updated 3 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- VHDL Modules☆24Updated 10 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Small footprint and configurable SPI core☆42Updated last week
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago