Project: Precise Measure of time delays in FPGA
☆32Aug 3, 2017Updated 8 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆49Sep 27, 2018Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆71Feb 1, 2015Updated 11 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Apr 13, 2026Updated last week
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆37Jan 21, 2021Updated 5 years ago
- Implementation of tappped delay line TDC on FPGA☆15Dec 28, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FPGA based 30ps RMS TDCs☆91Mar 18, 2018Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆73Sep 14, 2021Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- ☆18Nov 28, 2017Updated 8 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Marble labyrinth game for the seeed studio XIAO Nrf Sense board☆24Aug 23, 2025Updated 7 months ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- asr6501 SDK 适配lorawan 发起人：张俊☆10Jan 14, 2021Updated 5 years ago
- 设计基于STM32与FreeRTOS的四轴飞行器，遥控通过2.4G发送摇杆、按键数据控制飞行器自主飞行，通过姿态解算和串级PID控制实现飞行器自动平衡姿态、定高悬停功能。☆40Jul 25, 2025Updated 8 months ago
- ☆20Aug 2, 2025Updated 8 months ago
- ☆10Jun 24, 2020Updated 5 years ago
- Machine Learning with TensorFlow 1.x, published by Packt☆14Mar 2, 2026Updated last month
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆26Aug 10, 2023Updated 2 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆15Mar 10, 2018Updated 8 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆50May 3, 2016Updated 9 years ago
- worst case executing time☆15May 7, 2014Updated 11 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- tDCS using arduino☆20Jul 6, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Learn how to pwn badly written programs☆15Sep 18, 2018Updated 7 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆17Oct 30, 2023Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆118Jan 18, 2024Updated 2 years ago
- StudyLive是anyRTC开发的示例项目，演示了如何通 过anyRTC云服务，配合anyRTC RTC SDK、anyRTC RTM SDK、anyRTC播放插件，实现在线自习室的场景。☆17Aug 12, 2022Updated 3 years ago
- Open tDCS: tDCS Regulation Circuits - Open Source Hardware☆48Jun 9, 2018Updated 7 years ago
- ☆12Sep 22, 2021Updated 4 years ago