Project: Precise Measure of time delays in FPGA
☆33Aug 3, 2017Updated 9 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆50Sep 27, 2018Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆15Aug 27, 2026Updated 3 weeks ago
- ☆13Aug 25, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆40Jan 21, 2021Updated 5 years ago
- FPGA based 30ps RMS TDCs☆98Mar 18, 2018Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 5 years ago
- 基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示☆19Nov 20, 2025Updated 10 months ago
- All digital PLL☆31Dec 19, 2017Updated 8 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- Proposal for a Nuclear Talent course on Nuclear Theory for Nuclear Structure Experiment☆12Feb 18, 2021Updated 5 years ago
- ☆22Nov 28, 2017Updated 8 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- "Demo printer" LVGL application for Raspbery Pi 3 using SDL library.☆14Jul 26, 2022Updated 4 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆14Mar 10, 2018Updated 8 years ago
- asr6501 SDK 适配lorawan 发起人：张俊☆10Jan 14, 2021Updated 5 years ago
- Time-correlated single photon counting (TCSPC) data analysis☆12Jun 15, 2025Updated last year
- ☆10Jun 24, 2020Updated 6 years ago
- Machine Learning with TensorFlow 1.x, published by Packt☆15Mar 2, 2026Updated 6 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated last week
- ☆13Sep 24, 2024Updated last year
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 10 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆52May 3, 2016Updated 10 years ago
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 6 months ago
- Fork of nagelfar project for fixing issues with new TCL8.5 syntax☆17Jul 19, 2012Updated 14 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆20Oct 30, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 3 years ago
- tDCS using arduino☆20Jul 6, 2017Updated 9 years ago
- This is an preliminary processing and analysis for photon-counting lidar data.☆12May 22, 2019Updated 7 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- ☆12Sep 22, 2021Updated 4 years ago
- AES-based-on-FPGA developed by verilog.☆22Apr 23, 2020Updated 6 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago