Project: Precise Measure of time delays in FPGA
☆33Aug 3, 2017Updated 9 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆51Sep 27, 2018Updated 8 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆15Oct 23, 2026Updated last week
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- Time to Digital Converter on an FPGA☆11Oct 19, 2019Updated 7 years ago
- FPGA based 30ps RMS TDCs☆99Mar 18, 2018Updated 8 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆81Sep 14, 2021Updated 5 years ago
- 基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示☆21Nov 20, 2025Updated 11 months ago
- All digital PLL☆30Dec 19, 2017Updated 8 years ago
- ☆15Apr 14, 2023Updated 3 years ago
- Proposal for a Nuclear Talent course on Nuclear Theory for Nuclear Structure Experiment☆12Feb 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆20Mar 10, 2018Updated 8 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆53May 3, 2016Updated 10 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- This is a Verilog controller for SSD1306 0.96'' OLED display.☆12Aug 4, 2023Updated 3 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- Open Source HVS for geiger counters.☆12Jan 20, 2026Updated 9 months ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Исходные коды к Цифровой синтез: RISC-V☆15Sep 9, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Cam interface to FPGA using ADV7180☆14Jun 7, 2015Updated 11 years ago
- FMCW Radar verilog project☆36Jun 15, 2020Updated 6 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆14Mar 10, 2018Updated 8 years ago
- 轻量级跨平台 Verilog 仿真工程管理器，支持 Node cli 和 VS Code 扩展☆16Oct 16, 2026Updated 2 weeks ago
- asr6501 SDK 适配lorawan 发起人：张俊☆10Jan 14, 2021Updated 5 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆16Feb 27, 2025Updated last year
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Time-correlated single photon counting (TCSPC) data analysis☆12Sep 23, 2026Updated last month
- ☆13Sep 24, 2024Updated 2 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- ☆23Nov 28, 2017Updated 8 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆25Oct 1, 2024Updated 2 years ago
- A two ADCs HF/50MHz direct sampling SDR transceiver with OpenHPSDR v2 compatible protocol.☆21Apr 28, 2024Updated 2 years ago