Project: Precise Measure of time delays in FPGA
☆31Aug 3, 2017Updated 8 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆48Sep 27, 2018Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆72Feb 1, 2015Updated 11 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14May 31, 2026Updated last month
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆38Jan 21, 2021Updated 5 years ago
- Implementation of tappped delay line TDC on FPGA☆14Dec 28, 2022Updated 3 years ago
- FPGA based 30ps RMS TDCs☆95Mar 18, 2018Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆76Sep 14, 2021Updated 4 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- ☆19Nov 28, 2017Updated 8 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Marble labyrinth game for the seeed studio XIAO Nrf Sense board☆24Aug 23, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- "Demo printer" LVGL application for Raspbery Pi 3 using SDL library.☆14Jul 26, 2022Updated 3 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- ☆20Aug 2, 2025Updated 10 months ago
- ☆10Jun 24, 2020Updated 6 years ago
- Time-correlated single photon counting (TCSPC) data analysis☆12Jun 15, 2025Updated last year
- Machine Learning with TensorFlow 1.x, published by Packt☆14Mar 2, 2026Updated 3 months ago
- A two ADCs HF/50MHz direct sampling SDR transceiver with OpenHPSDR v2 compatible protocol.☆21Apr 28, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- 设计基于STM32与FreeRTOS的四轴飞行器，遥控通过2.4G发送摇杆、按键数据控制飞行器自主飞行，通过姿态解算和串级PID控制实现飞行器自动平衡姿态、定高悬停功能。☆48Jul 25, 2025Updated 11 months ago
- Granite SDK Texture Extractor (.gtp/gts).☆23Apr 10, 2026Updated 2 months ago
- ☆26Aug 10, 2023Updated 2 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆51May 3, 2016Updated 10 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is an preliminary processing and analysis for photon-counting lidar data.☆12May 22, 2019Updated 7 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 6 years ago
- tDCS using arduino☆20Jul 6, 2017Updated 8 years ago
- Learn how to pwn badly written programs☆15Sep 18, 2018Updated 7 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆19Oct 30, 2023Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆121Jan 18, 2024Updated 2 years ago