Project: Precise Measure of time delays in FPGA
☆32Aug 3, 2017Updated 9 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆49Sep 27, 2018Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆74Feb 1, 2015Updated 11 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Jul 21, 2026Updated 2 weeks ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆39Jan 21, 2021Updated 5 years ago
- FPGA based 30ps RMS TDCs☆96Mar 18, 2018Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- 基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示☆17Nov 20, 2025Updated 8 months ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆20Nov 28, 2017Updated 8 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- "Demo printer" LVGL application for Raspbery Pi 3 using SDL library.☆14Jul 26, 2022Updated 4 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆14Mar 10, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- asr6501 SDK 适配lorawan 发起人：张俊☆10Jan 14, 2021Updated 5 years ago
- Time-correlated single photon counting (TCSPC) data analysis☆12Jun 15, 2025Updated last year
- ☆10Jun 24, 2020Updated 6 years ago
- Machine Learning with TensorFlow 1.x, published by Packt☆15Mar 2, 2026Updated 5 months ago
- ☆20Aug 2, 2025Updated last year
- Hardware for OpenZynqSDR☆18Apr 14, 2026Updated 3 months ago
- A two ADCs HF/50MHz direct sampling SDR transceiver with OpenHPSDR v2 compatible protocol.☆21Apr 28, 2024Updated 2 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆26Aug 10, 2023Updated 3 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆51May 3, 2016Updated 10 years ago
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 4 months ago
- Blender 3D printing by example, published by Packt☆15Jan 18, 2023Updated 3 years ago