marsohod4you / FpgaTDCLinks
Project: Precise Measure of time delays in FPGA
☆30Updated 8 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- FPGA based 30ps RMS TDCs☆90Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago
- USB 2.0 Device IP Core☆73Updated 8 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆35Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆56Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 11 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- kintex7 ov13850 fpga mipi camera☆20Updated last month
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 10 months ago
- development interface mil-std-1553b for system on chip☆24Updated 7 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- MIPI CSI-2 + MIPI CCS Demo☆74Updated 4 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆18Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆74Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- An CAN bus Controller implemented in Verilog☆50Updated 10 years ago