marsohod4you / FpgaTDCLinks
Project: Precise Measure of time delays in FPGA
☆30Updated 8 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆62Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆74Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆51Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 7 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆71Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆41Updated 6 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- ☆86Updated 8 years ago
- FPGA Logic Analyzer and GUI☆138Updated 2 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- Verilog SPI master and slave☆58Updated 9 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago