marsohod4you / FpgaTDCLinks
Project: Precise Measure of time delays in FPGA
☆30Updated 8 years ago
Alternatives and similar repositories for FpgaTDC
Users that are interested in FpgaTDC are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 10 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆58Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆61Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆35Updated 5 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆73Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated 3 weeks ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 11 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- USB 2.0 Device IP Core☆74Updated 8 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Time to Digital Converter on an FPGA☆18Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated 2 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆61Updated 11 months ago
- minimal code to access ps DDR from PL☆22Updated 6 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- ☆34Updated 6 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago