8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving an 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆14Jul 21, 2022Updated 3 years ago
Alternatives and similar repositories for vsd_pll
Users that are interested in vsd_pll are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆21Feb 16, 2022Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆14Apr 13, 2025Updated last year
- SRAM☆24Sep 6, 2020Updated 5 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- ☆13Sep 21, 2014Updated 11 years ago
- An educational web-based tool designed for comprehensive 2D linkage analysis developed at WPI (Worcester Polytechnic Institute)☆23Jul 2, 2024Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 6 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Using Windows OSK with Steamdeck Touchpad (like steamos does)☆13Jul 13, 2023Updated 2 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆11Mar 7, 2017Updated 9 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆15Jul 6, 2025Updated 10 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- NVIDIA Holoscan Sensor Bridge - Bring Your Own Sensor (BYOS) over Ethernet☆41Apr 30, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆33Jan 23, 2024Updated 2 years ago
- Declare & parse types / dataclasses / functions based on Python type annotations☆24Oct 2, 2025Updated 7 months ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Our pipe dream☆15May 9, 2023Updated 3 years ago
- Markdown to PPT☆28Mar 16, 2015Updated 11 years ago
- EC499: Major Project☆11Jun 25, 2023Updated 2 years ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆17Dec 30, 2024Updated last year
- ☆20Nov 23, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A series of simulations organized as homework assignments that were part of the course on Neuromorphic Engineering at IIT Bombay (course …☆10Jul 19, 2016Updated 9 years ago
- A collection of phase locked loop (PLL) related projects☆120Jan 18, 2024Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Python package for IBIS-AMI model development and testing☆35Updated this week
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆279Mar 26, 2022Updated 4 years ago