aieask / vsd_pllLinks
8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving an 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆12Updated 3 years ago
Alternatives and similar repositories for vsd_pll
Users that are interested in vsd_pll are comparing it to the libraries listed below
Sorting:
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- Introductory course into static timing analysis (STA).☆97Updated last month
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- SKY130 SRAM macros generated by SRAM 22☆16Updated last week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆95Updated last year
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- ☆42Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Static Timing Analysis Full Course☆59Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆46Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆41Updated 3 years ago
- ☆20Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Structured UVM Course☆47Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago