8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving an 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆14Jul 21, 2022Updated 3 years ago
Alternatives and similar repositories for vsd_pll
Users that are interested in vsd_pll are comparing it to the libraries listed below
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Python package for IBIS-AMI model development and testing☆34Feb 23, 2026Updated last week
- Files for Advanced Integrated Circuits☆36Updated this week
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 4 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Advanced Integrated Circuits 2025☆13Nov 1, 2025Updated 4 months ago
- ☆11Jan 21, 2021Updated 5 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Code for paper: Localized matrix factorization for recommendation based on matrix block diagonal forms☆10Jan 27, 2015Updated 11 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- A low-overhead, task-based threading API using a thread-pool of C++11 threads☆11Oct 29, 2018Updated 7 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 11 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- SPar is an internal DSL for high-level stream parallelism☆10Aug 2, 2020Updated 5 years ago
- C++/Tcl, a library that allows to easily integrate C++ and Tcl.☆12Apr 26, 2018Updated 7 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- List of resources about modern dynamic polymorphism in C++.☆12Sep 29, 2018Updated 7 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Composable high-level instrumentation for C libraries' malloc and friends☆18Nov 15, 2025Updated 3 months ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Parallel high performance C++ containers (set and map)☆16Feb 25, 2024Updated 2 years ago
- Vector Fitting☆15Apr 7, 2022Updated 3 years ago
- ☆14Apr 13, 2025Updated 10 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- An interactive GUI to draw numbers and recognize them using a CNN written with Keras and trained with MNIST☆10Dec 26, 2017Updated 8 years ago
- Notes on Diffy Qs, a textbook for differential equations☆10Jun 8, 2023Updated 2 years ago
- C++ library for finding Strongly Connected Components in parallel, based on paper: https://dl.acm.org/citation.cfm?id=2851161☆12May 22, 2018Updated 7 years ago
- This repo Contains the Analog PID Controller designed by using Op-Amp☆17Feb 11, 2024Updated 2 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago