hamsternz / lfsr_scramblers
Experiments with self-synchronizing LFSR scramblers
☆15Updated 4 years ago
Alternatives and similar repositories for lfsr_scramblers:
Users that are interested in lfsr_scramblers are comparing it to the libraries listed below
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- Awesome projects using the Amaranth HDL☆13Updated last month
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Sticky sticky PCI☆10Updated 6 years ago
- ☆63Updated 4 years ago
- A central place to organize and publish all of my hobbyist electronics knowledge and projects.☆29Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Project Trellis database☆13Updated last year
- IP submodules, formatted for easier CI integration☆29Updated last year
- Unofficial Yosys WebAssembly packages☆70Updated this week
- ☆25Updated 6 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- Some materials and sample source for RV32 OS projects.☆21Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 8 months ago
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- ☆15Updated 2 years ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- A bit-serial CPU☆18Updated 5 years ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆11Updated 7 years ago
- A collection of little open source FPGA hobby projects☆48Updated 5 years ago