A configurable C++ generator of pipelined Verilog FFT cores
☆269Apr 18, 2024Updated 2 years ago
Alternatives and similar repositories for dblclockfft
Users that are interested in dblclockfft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆98Jan 31, 2023Updated 3 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated last month
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆28Dec 5, 2021Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆65Oct 17, 2026Updated last week
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆106Jan 18, 2024Updated 2 years ago
- Verilog module for calculation of FFT.☆198Aug 22, 2012Updated 14 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A collection of phase locked loop (PLL) related projects☆123Jan 18, 2024Updated 2 years ago
- FFT algorithm for fpga☆26Aug 17, 2021Updated 5 years ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- Pipeline FFT Implementation in Verilog HDL☆178Apr 14, 2019Updated 7 years ago
- A series of CORDIC related projects☆128Nov 12, 2024Updated last year
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- Cross EDA Abstraction and Automation☆45Updated this week
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆923Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆77Mar 16, 2026Updated 7 months ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 6 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆28Nov 11, 2025Updated 11 months ago