ZipCPU / dblclockfftLinks
A configurable C++ generator of pipelined Verilog FFT cores
☆240Updated last year
Alternatives and similar repositories for dblclockfft
Users that are interested in dblclockfft are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- A collection of demonstration digital filters☆152Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- Verilog digital signal processing components☆139Updated 2 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Verilog module for calculation of FFT.☆174Updated 12 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- A series of CORDIC related projects☆106Updated 6 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆236Updated this week
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- Flexible VHDL library☆185Updated last year
- Bus bridges and other odds and ends☆563Updated last month
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- FuseSoC standard core library☆139Updated last week
- A git-friendly Vivado wrapper☆235Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆384Updated last week
- USB3 PIPE interface for Xilinx 7-Series☆215Updated 3 years ago
- Verilog wishbone components☆115Updated last year
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- A simple, basic, formally verified UART controller☆303Updated last year
- Vivado build system☆69Updated 5 months ago
- ☆111Updated 2 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆192Updated 6 years ago
- Control and status register code generator toolchain☆137Updated last week
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆243Updated last month