A configurable C++ generator of pipelined Verilog FFT cores
☆255Apr 18, 2024Updated last year
Alternatives and similar repositories for dblclockfft
Users that are interested in dblclockfft are comparing it to the libraries listed below
Sorting:
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Jan 31, 2023Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆128Feb 11, 2021Updated 5 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 5 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆61Jul 21, 2023Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆101Jan 18, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- A series of CORDIC related projects☆121Nov 12, 2024Updated last year
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Verilog AXI stream components for FPGA implementation☆862Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,321Jan 5, 2026Updated last month
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆116Jan 18, 2024Updated 2 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆27Dec 5, 2021Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆186Dec 23, 2024Updated last year
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Common SystemVerilog components☆712Feb 6, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆701Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated last month
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago