基于Verilog实现的全数字锁相环
☆43Dec 6, 2021Updated 4 years ago
Alternatives and similar repositories for ADPLL_base_Verilog
Users that are interested in ADPLL_base_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 7 years ago
- ADF4351锁相环系统和驱动程序☆12Feb 27, 2020Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 杭州电子科技大学 数电实验 工程文件及报告☆21Oct 22, 2025Updated 8 months ago
- 封装了stm32的FFT函数☆31Mar 24, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 用MATLAB实现的简单基元检测处理，包括sobel算子边缘检测，SUSAN角点检测（非极大值抑制），以及霍夫变换直线检测。☆10May 4, 2022Updated 4 years ago
- 2024年电赛C题 无线传输信号模拟系统 江苏省第一名方案☆31Mar 7, 2025Updated last year
- A collection of phase locked loop (PLL) related projects☆121Jan 18, 2024Updated 2 years ago
- 板球控制系統/滾球系統/BallPlate 2017年全国大学生电子设计竞赛B题 全国二等奖作品☆13May 27, 2024Updated 2 years ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆31Mar 21, 2017Updated 9 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Julia wrapper for Acoustics Toolbox (Bellhop, Kraken, Orca, ...)☆16Dec 4, 2025Updated 7 months ago
- AI applications on EK-RA8D1 evaluation kit, https://www.renesas.com/us/en/products/microcontrollers-microprocessors/ra-cortex-m-mcus/ek-r…☆17May 4, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 启明欣欣的STM32F407板子，我编写的代码框架，有多个不同的分支，包含23电赛H题代码、FFT计算、ADC、TIM、DMA配合采样、DAC-DMA输出、GUI等等☆42Aug 30, 2023Updated 2 years ago
- 电赛高频通信方向常用模块的STM32单片机驱动（基于HAL库），包括AD9910、AD9959、PE4302、SI5351，并提供详细的使用示例。☆48Aug 5, 2024Updated last year
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- 2023年电赛B题国一方案☆26Sep 8, 2023Updated 2 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- 信号调制方式识别与参数估计装置（D 题）2023年全国大学生电子设计竞赛试题☆17Nov 7, 2025Updated 8 months ago
- 2023电子设计大赛D题，任意调制信号的识别和测量☆11Aug 28, 2023Updated 2 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆51Jun 29, 2026Updated last week
- 2023年电赛A题sogi鉴相加pll锁相dq解耦电流环控制☆15Sep 8, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- ☆16Nov 12, 2025Updated 7 months ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- 野火STM32H743 挑战者开发板 教程配套代码☆17Sep 2, 2020Updated 5 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- SOGI-PLL，软件锁相环，基于C2000dsp，TMS320F28069☆18Jul 24, 2022Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- 紫光同创FPGA大赛☆39Mar 19, 2025Updated last year
- 🎵 基于FFT的音乐频谱分析仪（STM32开发平台）☆17Nov 5, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- 在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器☆18Dec 12, 2016Updated 9 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- Collection of virtual quantum devices☆15Feb 3, 2026Updated 5 months ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- GPS-based local relative navigation system for group of up to 6 members☆23May 2, 2023Updated 3 years ago
- JPEG Compression using DCT (Discrete Cosine Transform) and DWT (Discrete Wavelet Transform) in Matlab.☆10Nov 26, 2019Updated 6 years ago