基于Verilog实现的全数字锁相环
☆42Dec 6, 2021Updated 4 years ago
Alternatives and similar repositories for ADPLL_base_Verilog
Users that are interested in ADPLL_base_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 7 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 杭州电子科技大学 数电实验 工程文件及报告☆20Oct 22, 2025Updated 7 months ago
- 封装了stm32的FFT函数☆31Mar 24, 2023Updated 3 years ago
- 用MATLAB实现的简单基元检测处理，包括sobel算子边缘检测，SUSAN角点检测（非极大值抑制），以及霍夫变换直线检测。☆10May 4, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of phase locked loop (PLL) related projects☆121Jan 18, 2024Updated 2 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆19Feb 19, 2018Updated 8 years ago
- Julia wrapper for Acoustics Toolbox (Bellhop, Kraken, Orca, ...)☆16Dec 4, 2025Updated 6 months ago
- 启明欣欣的STM32F407板子，我编写的代码框架，有多个不同的分支，包含23电赛H题代码、FFT计算、ADC、TIM、DMA配合采样、DAC-DMA输出、GUI等等☆42Aug 30, 2023Updated 2 years ago
- 电赛高频通信方向常用模块的STM32单片机驱动（基于HAL库），包括AD9910、AD9959、PE4302、SI5351，并提供详细的使用示例。☆48Aug 5, 2024Updated last year
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- 存放TI MSPM0G3507 代码 使用CCS开发☆23Sep 8, 2024Updated last year
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 9 years ago
- 2023年电赛B题国一方案☆26Sep 8, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 信号调制方式识别与参数估计装置（D 题）2023年全国大学生电子设计竞赛试题☆17Nov 7, 2025Updated 7 months ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆51Apr 16, 2026Updated 2 months ago
- FFT for STM32F4☆10Oct 18, 2017Updated 8 years ago
- 基于STM32F407实现2023年电赛H题，使用到的模块有SI5351时钟模块，两块AD9833，一块AD630，增益偏置调整电路若干☆13Jan 17, 2025Updated last year
- 2023年电赛A题sogi鉴相加pll锁相dq解耦电流环控制☆15Sep 8, 2023Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 杭州电子科技大学 大学物理实验2（H）开源报告☆17Jan 14, 2026Updated 5 months ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- SOGI-PLL，软件锁相环，基于C2000dsp，TMS320F28069☆18Jul 24, 2022Updated 3 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- 紫光同创FPGA大赛☆39Mar 19, 2025Updated last year
- 🎵 基于FFT的音乐频谱分析仪（STM32开发平台）☆16Nov 5, 2022Updated 3 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- 在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器☆18Dec 12, 2016Updated 9 years ago
- 高中物理资料☆13Jan 13, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- ☆16Oct 15, 2016Updated 9 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- JPEG Compression using DCT (Discrete Cosine Transform) and DWT (Discrete Wavelet Transform) in Matlab.☆10Nov 26, 2019Updated 6 years ago
- a demo for how to use fft☆23Aug 8, 2023Updated 2 years ago
- 汉字图像数据清洗工具，两个功能：字体文件转汉字图像，书法作品文字分割☆18Mar 27, 2020Updated 6 years ago
- 数字信号处理大作业，语音处理☆10Mar 16, 2024Updated 2 years ago