基于Verilog实现的全数字锁相环
☆45Dec 6, 2021Updated 4 years ago
Alternatives and similar repositories for ADPLL_base_Verilog
Users that are interested in ADPLL_base_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 8 years ago
- 2025年电赛G题国一工程☆19Oct 24, 2025Updated 11 months ago
- ADF4351锁相环系统和驱动程序☆12Feb 27, 2020Updated 6 years ago
- 板球控制系統/滾球系統/BallPlate 2017年全国大学生电子设计竞赛B题 全国二等奖作品☆18May 27, 2024Updated 2 years ago
- 用MATLAB实现的简单基元检测处理，包括sobel算子边缘检测，SUSAN角点检测（非极大值抑制），以及霍夫变换直线检测。☆10May 4, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 杭州电子科技大学 数电实验 工程文件及报告☆21Oct 22, 2025Updated 11 months ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- 封装了stm32的FFT函数☆29Mar 24, 2023Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆123Jan 18, 2024Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆31Mar 21, 2017Updated 9 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 紫光同创FPGA大赛☆42Mar 19, 2025Updated last year
- Julia wrapper for Acoustics Toolbox (Bellhop, Kraken, Orca, ...)☆16Jul 14, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- 2024年电赛C题 无线传输信号模拟系统 江苏省第一名方案☆34Mar 7, 2025Updated last year
- AI applications on EK-RA8D1 evaluation kit, https://www.renesas.com/us/en/products/microcontrollers-microprocessors/ra-cortex-m-mcus/ek-r…☆17May 4, 2024Updated 2 years ago
- 启明欣欣的STM32F407板子，我编写的代码框架，有多个不同的分支，包含23电赛H题代码、FFT计算、ADC、TIM、DMA配合采样、DAC-DMA输出、GUI等等☆44Aug 30, 2023Updated 3 years ago
- 2023年电赛B题国一方案☆28Sep 8, 2023Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 10 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆16Nov 28, 2023Updated 2 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆54Jun 29, 2026Updated 3 months ago
- 2023电子设计大赛D题，任意调制信号的识别和测量☆11Oct 4, 2026Updated last week
- Verilog写的简单五级流水线CPU☆16Sep 24, 2020Updated 6 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- 杭州电子科技大学 大学物理实验2（H）开源报告☆19Jan 14, 2026Updated 9 months ago
- 电赛高频通信方向常用模块的STM32单片机驱动（基于HAL库），包括AD9910、AD9959、PE4302、SI5351，并提供详细的使用示例。☆51Aug 5, 2024Updated 2 years ago
- 2023年电赛A题sogi鉴相加pll锁相dq解耦电流环控制☆16Sep 8, 2023Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于STM32F407实现2023年电赛H题，使用到的模块有SI5351时钟模块，两块AD9833，一块AD630，增益偏置调整电路若干☆13Jan 17, 2025Updated last year
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆18Aug 4, 2021Updated 5 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- 信号调制方式识别与参数估计装置（D 题）2023年全国大学生电子设计竞赛试题☆17Nov 7, 2025Updated 11 months ago
- 使用DDS芯片AD9914产生线性扫频信号☆13Dec 9, 2020Updated 5 years ago
- 使用STM32的内部ADC对音频信号进行采样，再通过FFT形成频率和幅值对应的函数，显示在由单总线控制的8*10的RGB LED阵列上☆16Jul 15, 2018Updated 8 years ago