rumengshanhe / ADPLL_base_VerilogLinks
基于Verilog实现的全数字锁相环
☆41Updated 3 years ago
Alternatives and similar repositories for ADPLL_base_Verilog
Users that are interested in ADPLL_base_Verilog are comparing it to the libraries listed below
Sorting:
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- FPGA Technology Exchange Group相关文件管理☆54Updated 3 weeks ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆187Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- ☆11Updated 7 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆36Updated 3 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆36Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆60Updated last year
- LMS sound filtering by Verilog☆43Updated 5 years ago
- verilog☆21Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆272Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆195Updated 2 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆83Updated 8 months ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆28Updated 5 months ago
- FPGA☆126Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆40Updated 3 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆17Updated 6 years ago
- ☆22Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆113Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆145Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆31Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago