rumengshanhe / ADPLL_base_VerilogLinks
基于Verilog实现的全数字锁相环
☆38Updated 3 years ago
Alternatives and similar repositories for ADPLL_base_Verilog
Users that are interested in ADPLL_base_Verilog are comparing it to the libraries listed below
Sorting:
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated last month
- FPGA Technology Exchange Group相关文件管理☆47Updated this week
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆16Updated 6 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- LMS sound filtering by Verilog☆40Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- ☆11Updated 7 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆26Updated last month
- 【例程】国产高云FPGA 开发板及其工程☆32Updated 10 months ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆68Updated 4 months ago
- ☆20Updated 3 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆160Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆22Updated 10 months ago
- Vivado诸多IP,包括图像处理等☆222Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆237Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆142Updated 5 years ago
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆69Updated 3 years ago
- verilog☆21Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 帮 助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- AD7606 driver verilog☆43Updated 6 years ago