rumengshanhe / ADPLL_base_Verilog

Related projects: ⓘ

• suisuisi / FPGATechnologyGroup
  FPGA Technology Exchange Group相关文件管理
  ☆38Updated 9 months ago
• JefferyLi0903 / MMC
  MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
  ☆18Updated last year
• BigPig-Bro / udp_gmii_ov5640
  本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。
  ☆37Updated 9 months ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆44Updated last year
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆65Updated 2 years ago
• ganyunhan / DUAL-OV5640-for-GOWIN
  A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board
  ☆33Updated 2 years ago
• ankitshah009 / High-Radix-Adaptive-CORDIC
  High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC
  ☆11Updated 8 years ago
• maxs-well / FIR_Implementation
  FIR filter implementation
  ☆21Updated 4 years ago
• loykylewong / FPGA-Application-Development-and-Simulation
  《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
  ☆123Updated 3 months ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆35Updated 5 years ago
• maxs-well / LMS-sound-filtering-by-Verilog
  LMS sound filtering by Verilog
  ☆33Updated 4 years ago
• lauchinyuan / FPGA_DDR3_Ctrl
  An AXI DDR3 SDRAM controller for FPGA
  ☆20Updated 8 months ago
• BigPig-Bro / Cyclone-IV
  【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板
  ☆16Updated 9 months ago
• freecores / verilog_cordic_core
  configurable cordic core in verilog
  ☆41Updated 10 years ago
• Starrynightzyq / ZYNQ-PYNQ-Z2-Gobang
  2018第二届全国大学生FPGA创新设计邀请赛的作品
  ☆52Updated 5 years ago
• flyjancy / CortexM0_SoC_Task
  Step by step tutorial for building CortexM0 SoC
  ☆35Updated 2 years ago
• csus-senior-design / i2c
  I2C Master and Slave
  ☆28Updated 9 years ago
• whik / cortex_m3_on_xc7a100t
  ☆15Updated 2 years ago
• BAO-Rongxin / Intelligent-BLDC-driver
  The project includes codes, specification, presentation and other information.
  ☆25Updated 4 years ago
• flyjancy / CortexM0_SoC
  Cortex M0 based SoC
  ☆68Updated 3 years ago
• aq12138 / Git_Bilbili
  verilog
  ☆21Updated last year
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆35Updated 5 years ago
• DeamonYang / FPGA_SYNC_ASYNC_FIFO
  FPGA 同步FIFO与异步FIFO
  ☆28Updated 5 years ago
• huhuikevin / i2c_slave
  fpga i2c slave verilog hdl rtl
  ☆10Updated 8 years ago
• suisuisi / basic_systemverilog
  Must-have verilog systemverilog modules
  ☆23Updated 2 years ago
• Milo-F / 8051mcu_core
  基于8051指令集的mcu设计
  ☆14Updated 2 years ago
• DexWen / FFT_Verilog
  FFT implement by verilog_测试验证已通过
  ☆47Updated 8 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆49Updated 2 years ago
• suisuisi / KnowledgeGraphofFPGA
  Knowledge Graph of FPGA
  ☆12Updated 3 years ago
• AlbertYang0112 / DPLL-FPGA
  A digital phase-locked loop implemented on Spartan-6
  ☆12Updated 6 years ago