基于Verilog实现的全数字锁相环
☆43Dec 6, 2021Updated 4 years ago
Alternatives and similar repositories for ADPLL_base_Verilog
Users that are interested in ADPLL_base_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 8 years ago
- 2025年电赛G题国一工程☆18Oct 24, 2025Updated 9 months ago
- ADF4351锁相环系统和驱动程序☆12Feb 27, 2020Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 封装了stm32的FFT函数☆29Mar 24, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A collection of phase locked loop (PLL) related projects☆122Jan 18, 2024Updated 2 years ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆32Mar 21, 2017Updated 9 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 紫光同创FPGA大赛☆39Mar 19, 2025Updated last year
- Julia wrapper for Acoustics Toolbox (Bellhop, Kraken, Orca, ...)☆16Jul 14, 2026Updated 2 weeks ago
- 2024年电赛C题 无线传输信号模拟系统 江苏省第一名方案☆35Mar 7, 2025Updated last year
- AI applications on EK-RA8D1 evaluation kit, https://www.renesas.com/us/en/products/microcontrollers-microprocessors/ra-cortex-m-mcus/ek-r…☆17May 4, 2024Updated 2 years ago
- 启明欣欣的STM32F407板子，我编写的代码框架，有多个不同的分支，包含23电赛H题代码、FFT计算、ADC、TIM、DMA配合采样、DAC-DMA输出、GUI等等☆43Aug 30, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 10 years ago
- 2023年电赛B题国一方案☆27Sep 8, 2023Updated 2 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆19Feb 19, 2018Updated 8 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆51Jun 29, 2026Updated 3 weeks ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆136Mar 3, 2026Updated 4 months ago
- Verilog写的简单五级流水线CPU☆16Sep 24, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FFT for STM32F4☆10Oct 18, 2017Updated 8 years ago
- ☆16Nov 28, 2023Updated 2 years ago
- 电赛高频通信方向常用模块的STM32单片机驱动（基于HAL库），包括AD9910、AD9959、PE4302、SI5351，并提供详细的使用示例。☆50Aug 5, 2024Updated last year
- 基于STM32F407实现2023年电赛H题，使用到的模块有SI5351时钟模块，两块AD9833，一块AD630，增益偏置调整电路若干☆13Jan 17, 2025Updated last year
- 东南大学信息学院计算机组成原理课设--利用Verilog实现CPU和POC的原理仿真 | SEU computer architecture project--CPU & POC simulation with verilogHDL☆45Feb 17, 2024Updated 2 years ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 信号调制方式识别与参数估计装置（D 题）2023年全国大学生电子设计竞赛试题☆17Nov 7, 2025Updated 8 months ago
- SOGI-PLL，软件锁相环，基于C2000dsp，TMS320F28069☆18Jul 24, 2022Updated 4 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- Collection of virtual quantum devices☆15Feb 3, 2026Updated 5 months ago
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。☆20Jun 1, 2019Updated 7 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 9 months ago
- JPEG Compression using DCT (Discrete Cosine Transform) and DWT (Discrete Wavelet Transform) in Matlab.☆10Nov 26, 2019Updated 6 years ago