m-labs / tdc-coreLinks
A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
☆65Updated 10 years ago
Alternatives and similar repositories for tdc-core
Users that are interested in tdc-core are comparing it to the libraries listed below
Sorting:
- FPGA based 30ps RMS TDCs☆88Updated 7 years ago
- Verilog implementation of a tapped delay line TDC☆44Updated 7 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 9 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆54Updated 4 years ago
- ☆31Updated 5 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆33Updated 4 years ago
- SDK for FPGA / Linux Instruments☆106Updated last week
- Time to Digital Converter on an FPGA☆14Updated 5 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated 2 weeks ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆73Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- An CAN bus Controller implemented in Verilog☆50Updated 10 years ago