m-labs / tdc-coreLinks
A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
☆60Updated 10 years ago
Alternatives and similar repositories for tdc-core
Users that are interested in tdc-core are comparing it to the libraries listed below
Sorting:
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 7 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆61Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 7 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆11Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- ☆31Updated 5 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- ☆18Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆27Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month