m-labs / tdc-coreLinks
A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
☆62Updated 10 years ago
Alternatives and similar repositories for tdc-core
Users that are interested in tdc-core are comparing it to the libraries listed below
Sorting:
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆65Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆42Updated 6 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆71Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆49Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- ☆31Updated 5 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- Verilog modules required to get the OV7670 camera working☆72Updated 7 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆57Updated 3 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 5 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆71Updated 3 years ago
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- ☆86Updated 8 years ago
- Migrated to Codeberg☆92Updated 8 years ago