A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
☆75Feb 1, 2015Updated 11 years ago
Alternatives and similar repositories for tdc-core
Users that are interested in tdc-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆51Sep 27, 2018Updated 8 years ago
- Project: Precise Measure of time delays in FPGA☆33Aug 3, 2017Updated 9 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- FPGA based 30ps RMS TDCs☆99Mar 18, 2018Updated 8 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆15Oct 23, 2026Updated last week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆82Sep 14, 2021Updated 5 years ago
- ☆12Aug 25, 2022Updated 4 years ago
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆11Jun 17, 2020Updated 6 years ago
- Proposal for a Nuclear Talent course on Nuclear Theory for Nuclear Structure Experiment☆12Feb 18, 2021Updated 5 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 10 years ago
- All digital PLL☆30Dec 19, 2017Updated 8 years ago
- A collection of phase locked loop (PLL) related projects☆123Jan 18, 2024Updated 2 years ago
- ADA4522-2ARMZ Lownoise Amp☆13Jul 3, 2022Updated 4 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- An Arduino library for interfacing with an ACAM TDC-GP22 over SPI (For Arduino Due)☆17Jun 15, 2020Updated 6 years ago
- Experiments with self-synchronizing LFSR scramblers☆17Oct 11, 2020Updated 6 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 10 years ago
- This repository shows design process for wrist watch on HDSP indicators☆13Dec 21, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- Software for miniVNA☆10Apr 17, 2016Updated 10 years ago
- The I/O side ARM MCU firmware for Granite Devices ARGON servo motor drive.☆19Sep 1, 2020Updated 6 years ago
- Port of Lady Heather's GPS Disciplined Oscillator Control Program to SDL☆18Nov 8, 2023Updated 2 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆58Apr 26, 2019Updated 7 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆50May 20, 2021Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 12 years ago
- Linux kernel driver for ST7565 LCDs☆14Feb 2, 2014Updated 12 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆77Jun 16, 2022Updated 4 years ago
- Define and generate waveforms to output with your favorite DAC☆13Jan 2, 2019Updated 7 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago