A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
☆72Feb 1, 2015Updated 11 years ago
Alternatives and similar repositories for tdc-core
Users that are interested in tdc-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆48Sep 27, 2018Updated 7 years ago
- Project: Precise Measure of time delays in FPGA☆31Aug 3, 2017Updated 8 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- FPGA based 30ps RMS TDCs☆95Mar 18, 2018Updated 8 years ago
- Implementation of tappped delay line TDC on FPGA☆14Dec 28, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14May 31, 2026Updated 2 weeks ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆38Jan 21, 2021Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆76Sep 14, 2021Updated 4 years ago
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆10Jun 17, 2020Updated 5 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of phase locked loop (PLL) related projects☆121Jan 18, 2024Updated 2 years ago
- This repository shows design process for wrist watch on HDSP indicators☆12Dec 21, 2024Updated last year
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆21Mar 10, 2018Updated 8 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆125Oct 18, 2016Updated 9 years ago
- Schematics and accompanying documentation for the UmTRX project☆30Oct 31, 2013Updated 12 years ago
- A Dual-Channel, Low Noise, Modular, 100 kHz Bandwidth, 24-Bit Data Acquisition (DAQ) Device / FFT Signal Analyzer☆15Sep 26, 2022Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 9 years ago
- FPGA based transmitter☆108Apr 14, 2017Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- GPS Disciplined Oscillator for high-precision timekeeping. More accurate than my Rubidium-based atomic clock.☆32Jun 9, 2019Updated 7 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 5 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- A reproduction of the Broadcom PCI/PCIe SDK.☆27Mar 21, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NIST digital servo: an FPGA based fast digital feedback controller☆77Jun 5, 2017Updated 9 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆48Jan 14, 2021Updated 5 years ago
- SYS/BIOS: kernel for Texas Instruments TI-RTOS☆12Jan 21, 2014Updated 12 years ago
- easy-phi☆25Feb 4, 2015Updated 11 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago