lvzhengde / xge-ptpv2
用于10G以太网的PTPv2硬件引擎设计,Verilog HDL描述
☆14Updated last year
Alternatives and similar repositories for xge-ptpv2:
Users that are interested in xge-ptpv2 are comparing it to the libraries listed below
- 用于时间敏感网络TSN(Time-Sensitive Network)的SoC设计☆16Updated 3 months ago
- ☆19Updated 4 years ago
- AXI4-Stream FIR filter IP☆14Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- ☆14Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Ethernet switch implementation written in Verilog☆45Updated last year
- ☆25Updated 2 years ago
- Verilog PCI express components☆22Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- ☆16Updated 5 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- ☆56Updated 2 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- ☆30Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆31Updated 3 years ago