Alternatives and similar repositories for usbsniffer

Users that are interested in usbsniffer are comparing it to the libraries listed below

• lambdaconcept / usb2sniffer-qt

  View on GitHub
  Qt-based software for USB2Sniffer
  ☆34Oct 1, 2025Updated 4 months ago
• mithro / valentyusb

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆17Sep 2, 2019Updated 6 years ago
• daveshah1 / ElasticC

  View on GitHub
  lightweight open HLS for FPGA rapid prototyping
  ☆20Mar 22, 2018Updated 7 years ago
• jlublin / xvcd_server

  View on GitHub
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Dec 20, 2013Updated 12 years ago
• m42uko / ws2812b-vhdl

  View on GitHub
  A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL.
  ☆14Nov 5, 2016Updated 9 years ago
• cyrozap / python-boundary-scan-tools

  View on GitHub
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆17May 3, 2016Updated 9 years ago
• xtrx-sdr / xc3sprog

  View on GitHub
  xc3sprog is a suite of utilities for programming Xilinx FPGAs, CPLDs, and EEPROMs with the Xilinx Parallel Cable and other JTAG adapters …
  ☆18Sep 27, 2019Updated 6 years ago
• ToolChainGang / BLEServer

  View on GitHub
  A GUI tool to explore nearby BLE devices
  ☆13Mar 26, 2021Updated 4 years ago
• stacksmashing / pdnd-example

  View on GitHub
  An example showing how to develop basic firmware for the Pico Debug'n'Dump
  ☆15May 26, 2023Updated 2 years ago
• jimmo / numato-mimasv2-pic-firmware

  View on GitHub
  ☆15Nov 28, 2020Updated 5 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆42Jun 5, 2021Updated 4 years ago
• FPGAwars / Collection-stdio

  View on GitHub
  Icestudio collection for standard Input-Output in different devices
  ☆15Jun 28, 2024Updated last year
• ATaylorCEngFIET / CrowdSupplyWorkShop1

  View on GitHub
  ☆14Mar 12, 2021Updated 4 years ago
• ZipCPU / dbgbus

  View on GitHub
  A collection of debugging busses developed and presented at zipcpu.com
  ☆42Jan 18, 2024Updated 2 years ago
• lambdaconcept / amaranth-to-litex

  View on GitHub
  Use amaranth-to-litex to simply import Amaranth code into a Litex project.
  ☆15Apr 22, 2024Updated last year
• mcjtag / axis-uart

  View on GitHub
  AXI Stream UART (verilog)
  ☆12Oct 3, 2019Updated 6 years ago
• kooltzh / xilinx-coe-generator

  View on GitHub
  Python script for generating Xilinx .coe files for RAM initializing
  ☆18Jan 3, 2019Updated 7 years ago
• tomverbeure / upduino

  View on GitHub
  ☆20Apr 2, 2024Updated last year
• travisgoodspeed / lpc13-exploit

  View on GitHub
  Minimal UART client in Golang that dumps LPC1343 chips that are locked at CRP1.
  ☆20Feb 27, 2021Updated 4 years ago
• EvgenyMuryshkin / qusoc

  View on GitHub
  QuSoC demo projects and template
  ☆24Jun 2, 2024Updated last year
• ZipCPU / wbfmtx

  View on GitHub
  A wishbone controlled FM transmitter hack
  ☆23Jan 16, 2024Updated 2 years ago
• SUNsung / HScope_PCB

  View on GitHub
  ☆26Jan 8, 2019Updated 7 years ago
• xioTechnologies / Rolling-Ball-Tracking-With-Gyro

  View on GitHub
  ☆19Jul 22, 2013Updated 12 years ago
• sergachev / litex-template

  View on GitHub
  Template project for LiteX-based SoCs
  ☆21Jan 8, 2026Updated last month
• fupy / fupy.github.io

  View on GitHub
  Website for FPGA MicroPython (FuPy)
  ☆41Dec 30, 2018Updated 7 years ago
• litex-hub / wishbone-utils

  View on GitHub
  Utilities for working with a Wishbone bus in an embedded device
  ☆47Aug 29, 2025Updated 5 months ago
• kbob / nmigen-examples

  View on GitHub
  I want to learn [n]Migen.
  ☆44Jan 26, 2020Updated 6 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• HarmonInstruments / verilog

  View on GitHub
  ☆20Jun 18, 2022Updated 3 years ago
• jhfmat / loraWireless-image-transmission

  View on GitHub
  ☆11Dec 19, 2021Updated 4 years ago
• enjoy-digital / thunderscope

  View on GitHub
  LiteX based FPGA gateware for Thunderscope.
  ☆28Feb 6, 2024Updated 2 years ago
• ultraembedded / core_ft60x_axi

  View on GitHub
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆97Jun 6, 2020Updated 5 years ago
• umarcor / hwstudio

  View on GitHub
  GUI editor for hardware description designs
  ☆30Jul 11, 2023Updated 2 years ago
• AdriaanSwan / Verilog-I2C-Slave

  View on GitHub
  Verilog I2C Slave
  ☆24Aug 11, 2014Updated 11 years ago
• hackwa / pynqfire

  View on GitHub
  Python FIR Filter Package for Xilinx Pynq Board
  ☆30Apr 5, 2018Updated 7 years ago
• XekriRedmane / nmigen-exercises

  View on GitHub
  Graded exercises for nMigen (WIP)
  ☆55Dec 25, 2020Updated 5 years ago
• cyrozap / openocd-xilinx-loader

  View on GitHub
  Some Python scripts to program Xilinx FPGAs using OpenOCD
  ☆24Oct 22, 2016Updated 9 years ago
• arturo182 / tinyuf2

  View on GitHub
  An open source cross-platform UF2 bootloader based on the TinyUSB library
  ☆28Jul 23, 2020Updated 5 years ago
• betrusted-io / gateware

  View on GitHub
  IP submodules, formatted for easier CI integration
  ☆31Sep 22, 2025Updated 4 months ago