AlbertYang0112 / DPLL-FPGALinks
A digital phase-locked loop implemented on Spartan-6
☆13Updated 7 years ago
Alternatives and similar repositories for DPLL-FPGA
Users that are interested in DPLL-FPGA are comparing it to the libraries listed below
Sorting:
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆24Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Updated 3 years ago
- ☆11Updated 7 years ago
- FIR filter implementation☆29Updated 5 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆59Updated 4 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- This is xc7z020clg400 FPGA hardware core board design☆73Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆38Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆71Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last week
- Audio controller (I2S, SPDIF, DAC)☆93Updated 6 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- Delta Sigma DAC FPGA☆47Updated 11 months ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Updated 2 years ago
- All digital PLL☆28Updated 8 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- FPGA Camera Parallel & MIPI Verilog☆29Updated 2 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Updated 3 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆18Updated 4 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- 软件无线电,使用FPGA进行正交解调。☆23Updated 6 years ago
- Robotic Application Processor☆24Updated 4 years ago