AlbertYang0112 / DPLL-FPGALinks
A digital phase-locked loop implemented on Spartan-6
☆13Updated 6 years ago
Alternatives and similar repositories for DPLL-FPGA
Users that are interested in DPLL-FPGA are comparing it to the libraries listed below
Sorting:
- ☆11Updated 7 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆13Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆17Updated 3 years ago
- FIR filter implementation☆26Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- AD7606 driver verilog☆41Updated 6 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆18Updated 2 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- All digital PLL☆28Updated 7 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- USB2.0 Verilog☆17Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- 基于Verilog实现的全数字锁相环☆32Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 8 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 4 years ago
- ☆18Updated last year
- configurable cordic core in verilog☆51Updated 10 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- My code repositry for common use.☆22Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago