AlbertYang0112 / DPLL-FPGALinks
A digital phase-locked loop implemented on Spartan-6
☆13Updated 7 years ago
Alternatives and similar repositories for DPLL-FPGA
Users that are interested in DPLL-FPGA are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆23Updated 5 years ago
- ☆11Updated 7 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- Fractional interpolation using a Farrow structure☆10Updated last year
- FIR filter implementation☆27Updated 5 years ago
- My code repositry for common use.☆23Updated 3 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆17Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆28Updated 3 months ago
- All digital PLL☆28Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆51Updated 2 weeks ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆71Updated last year
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- USB2.0 Verilog☆18Updated 6 years ago
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆46Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- LMS sound filtering by Verilog☆42Updated 5 years ago
- 基于Verilog实现的全数字锁相环☆39Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago