A digital phase-locked loop implemented on Spartan-6
☆13Jul 10, 2018Updated 7 years ago
Alternatives and similar repositories for DPLL-FPGA
Users that are interested in DPLL-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆118Jan 18, 2024Updated 2 years ago
- 用MATLAB实现的简单基元检测处理，包括sobel算子边缘检测，SUSAN角点检测（非极大值抑制），以及霍夫变换直线检测。☆10May 4, 2022Updated 3 years ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- Julia wrapper for Acoustics Toolbox (Bellhop, Kraken, Orca, ...)☆16Dec 4, 2025Updated 3 months ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- ❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI☆19Mar 28, 2018Updated 7 years ago
- An EPICS areaDetector driver for CCD detectors from Andor Technology using Version 2 of the Andor Software Development Kit (SDK).☆10Dec 17, 2025Updated 3 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- ☆13Nov 30, 2017Updated 8 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆16Mar 15, 2021Updated 5 years ago
- ☆21Jan 3, 2026Updated 2 months ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆13Oct 20, 2025Updated 5 months ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆62Aug 17, 2020Updated 5 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Replaces the 16 DRAM chips with a small module of SRAM☆11Feb 16, 2021Updated 5 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Phase locked loop algorithm implemented for grid synchronization.☆24May 18, 2022Updated 3 years ago
- FabianAmherd / Heatmap-based-Object-Detection-and-Tracking-with-a-Fully-Convolutional-Neural-NetworkCNN for detecting and tracking the cueball on a brio-labyrinth (Matura Project)☆11Mar 11, 2023Updated 3 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 6 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 6 months ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Python bindings for Andor SDK☆20Apr 25, 2019Updated 6 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆29Dec 19, 2016Updated 9 years ago
- ☆15Jun 28, 2021Updated 4 years ago