AlbertYang0112 / DPLL-FPGA
A digital phase-locked loop implemented on Spartan-6
☆12Updated 6 years ago
Related projects: ⓘ
- Delta-sigma ADC,PDM audio FPGA Implementation☆65Updated 2 years ago
- FIR filter implementation☆21Updated 4 years ago
- AD7606 driver verilog☆35Updated 5 years ago
- configurable cordic core in verilog☆41Updated 10 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 9 months ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆44Updated last year
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆11Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆47Updated 3 years ago
- FPGA based 30ps RMS TDCs☆75Updated 6 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆13Updated 3 years ago
- LMS sound filtering by Verilog☆33Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆35Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago
- FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆27Updated 2 months ago
- 软件无线电,使用FPGA进行正交解调。☆17Updated 5 years ago
- Project: Precise Measure of time delays in FPGA☆25Updated 7 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆72Updated last year
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆25Updated 9 years ago
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆21Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆28Updated 4 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆12Updated 2 years ago
- Verilog implementation of a tapped delay line TDC☆35Updated 5 years ago
- PID controller with FPGA hardware☆17Updated 4 years ago
- Time to Digital Converter on an FPGA☆13Updated 3 years ago
- All digital PLL☆24Updated 6 years ago
- FPGA-based QOI image compressor and decompressor in Verilog language. 基于FPGA的QOI图像压缩器和解压器。☆19Updated this week
- USB2.0 Verilog☆15Updated 5 years ago