AlbertYang0112 / DPLL-FPGA
A digital phase-locked loop implemented on Spartan-6
☆12Updated 6 years ago
Alternatives and similar repositories for DPLL-FPGA:
Users that are interested in DPLL-FPGA are comparing it to the libraries listed below
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆12Updated 8 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆14Updated 3 years ago
- configurable cordic core in verilog☆47Updated 10 years ago
- FIR filter implementation☆23Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆68Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆19Updated 2 weeks ago
- ☆10Updated 6 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆47Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆42Updated 6 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆20Updated 4 months ago
- FPGA Technology Exchange Group相关文件管理☆41Updated last year
- USB2.0 Verilog☆16Updated 5 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆40Updated 3 years ago
- Explanation of FPGA code for 8 PDM microphones in Matrix Creator☆10Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆23Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆49Updated 2 years ago
- All digital PLL☆26Updated 7 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆28Updated 9 years ago
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- My code repositry for common use.☆21Updated 3 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆59Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆18Updated 4 years ago
- QSPI for SoC☆19Updated 5 years ago
- A collection of Opal Kelly provided design resources☆15Updated 3 months ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆10Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆25Updated 3 years ago