An Ethernet MAC conforming to IEEE 802.3
☆24May 13, 2017Updated 9 years ago
Alternatives and similar repositories for mac
Users that are interested in mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆90Oct 2, 2019Updated 6 years ago
- This repository contains a parameterized AXI Slave to AHB-Lite Master bridge and a UVM-based verification environment for functional, exc…☆21Mar 26, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- round robin arbiter☆78Jul 17, 2014Updated 12 years ago
- An CAN bus Controller implemented in Verilog☆56May 28, 2015Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆36Aug 30, 2025Updated 11 months ago
- ☆38Aug 12, 2015Updated 10 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated last month
- AXI X-Bar☆20Apr 8, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- practice configure AHB-Lite bus protocol☆20Mar 11, 2019Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated last year
- Adding IEEE 802.11 stack on NuttX☆24Oct 25, 2014Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- M.2 Key E KiCad footprints☆13Nov 24, 2023Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 5 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- Convert TF2.2 saved pb model directly to TF1.13 and TF1.15 for inferencing☆25Jun 21, 2021Updated 5 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago