JakeMercer / mac
An Ethernet MAC conforming to IEEE 802.3
☆20Updated 7 years ago
Alternatives and similar repositories for mac:
Users that are interested in mac are comparing it to the libraries listed below
- Ethernet 10GE MAC☆45Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆18Updated 10 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- ☆25Updated 3 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 2 months ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆36Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆22Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆16Updated 6 years ago