An Ethernet MAC conforming to IEEE 802.3
☆24May 13, 2017Updated 8 years ago
Alternatives and similar repositories for mac
Users that are interested in mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆85Oct 2, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- An CAN bus Controller implemented in Verilog☆53May 28, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Dec 17, 2025Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- Verilog Ethernet Switch (layer 2)☆57Oct 18, 2023Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Mar 31, 2026Updated last month
- Mini RISC-V CPU☆10Dec 26, 2019Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 4 months ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 11 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated last month
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆20Apr 7, 2025Updated last year
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V soft core running on Colorlight 5B-74B.☆40Feb 14, 2021Updated 5 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- M.2 Key E KiCad footprints☆12Nov 24, 2023Updated 2 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- A simple CANopen stack implemented using C programming language.☆11Apr 23, 2014Updated 12 years ago
- A collection of phase locked loop (PLL) related projects☆118Jan 18, 2024Updated 2 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 6 years ago