An Ethernet MAC conforming to IEEE 802.3
☆24May 13, 2017Updated 8 years ago
Alternatives and similar repositories for mac
Users that are interested in mac are comparing it to the libraries listed below
Sorting:
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆85Oct 2, 2019Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- An CAN bus Controller implemented in Verilog☆52May 28, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 3 months ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 9 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 6 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆19Apr 7, 2025Updated 11 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated last week
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Implementation of the $1 gesture recognizer☆14Apr 19, 2011Updated 14 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆40Feb 14, 2021Updated 5 years ago
- M.2 Key E KiCad footprints☆12Nov 24, 2023Updated 2 years ago
- Adding IEEE 802.11 stack on NuttX☆23Oct 25, 2014Updated 11 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago