Digital Interpolation Techniques Applied to Digital Signal Processing
☆71Jun 24, 2024Updated 2 years ago
Alternatives and similar repositories for interpolation
Users that are interested in interpolation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Testbenches for HDL projects☆23Updated this week
- Quite OK image compression Verilog implementation☆26Oct 8, 2026Updated 3 weeks ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 5 years ago
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Mar 16, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆123Jan 18, 2024Updated 2 years ago
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Verilog digital signal processing components☆196Oct 30, 2022Updated 4 years ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- The ZipCPU blog☆20Jul 18, 2026Updated 3 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆269Apr 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆27Dec 17, 2019Updated 6 years ago
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.☆41Aug 15, 2020Updated 6 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆24May 11, 2021Updated 5 years ago
- Blockstream Satellite Receiver GNU Radio Out-of-tree Module☆11Jul 8, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- Matlab functions for wireless communications focussing mostly on LTE / 3GPP.☆50Aug 20, 2012Updated 14 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated last month
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago