Digital Interpolation Techniques Applied to Digital Signal Processing
☆67Jun 24, 2024Updated last year
Alternatives and similar repositories for interpolation
Users that are interested in interpolation are comparing it to the libraries listed below
Sorting:
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆26Mar 15, 2025Updated 11 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- FT2232HL JTAG & UART Downloader☆20Jul 18, 2021Updated 4 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Dec 14, 2022Updated 3 years ago
- Testbenches for HDL projects☆22Updated this week
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆35May 3, 2020Updated 5 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 9 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 11 months ago
- USB audio interface,design by STM32 and EP4CE6 FPGA,support DSD☆15Jan 20, 2017Updated 9 years ago
- ☆12Oct 20, 2015Updated 10 years ago
- A collection of phase locked loop (PLL) related projects☆116Jan 18, 2024Updated 2 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- ☆16Apr 21, 2019Updated 6 years ago