ZipCPU / interpolationLinks
Digital Interpolation Techniques Applied to Digital Signal Processing
☆61Updated 11 months ago
Alternatives and similar repositories for interpolation
Users that are interested in interpolation are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- configurable cordic core in verilog☆51Updated 10 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- I2C controller core☆43Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Video Stream Scaler☆40Updated 10 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- A series of CORDIC related projects☆106Updated 6 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago