ZipCPU / interpolationLinks
Digital Interpolation Techniques Applied to Digital Signal Processing
☆65Updated last year
Alternatives and similar repositories for interpolation
Users that are interested in interpolation are comparing it to the libraries listed below
Sorting:
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A collection of demonstration digital filters☆156Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- A series of CORDIC related projects☆116Updated 11 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog wishbone components☆119Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Video Stream Scaler☆40Updated 11 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog digital signal processing components☆158Updated 2 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year