ZipCPU / interpolation
Digital Interpolation Techniques Applied to Digital Signal Processing
☆59Updated 9 months ago
Alternatives and similar repositories for interpolation:
Users that are interested in interpolation are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆104Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Extensible FPGA control platform☆59Updated last year
- Verilog digital signal processing components☆133Updated 2 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- ☆15Updated 6 years ago
- ☆25Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- I2C controller core☆39Updated 2 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- Verilog SPI master and slave☆53Updated 9 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago
- USB1.1 Host Controller + PHY☆13Updated 3 years ago
- A simple DDR3 memory controller☆53Updated 2 years ago