Digital Interpolation Techniques Applied to Digital Signal Processing
☆69Jun 24, 2024Updated last year
Alternatives and similar repositories for interpolation
Users that are interested in interpolation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of demonstration digital filters☆173Jan 18, 2024Updated 2 years ago
- This is the python implementation of the NEDI (New Edge-Directed Interpolation)☆15Sep 29, 2020Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- RTL Verilog library for various DSP modules☆97Feb 17, 2022Updated 4 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆17Mar 16, 2026Updated 2 months ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Testbenches for HDL projects☆23Updated this week
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆27Mar 9, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 6 years ago
- Artix7 SOM☆19Sep 9, 2024Updated last year
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- iNEDI (improved New Edge-Directed Interpolation) Image Zooming Algorithm☆30May 13, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆118Jan 18, 2024Updated 2 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- SystemVerilog code for image processing tasks like demosaicing☆12Jun 28, 2020Updated 5 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Verilog digital signal processing components☆178Oct 30, 2022Updated 3 years ago
- USB audio interface,design by STM32 and EP4CE6 FPGA,support DSD☆15Jan 20, 2017Updated 9 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Oct 20, 2015Updated 10 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18May 13, 2026Updated last week
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆17May 9, 2024Updated 2 years ago