ZipCPU / interpolationLinks
Digital Interpolation Techniques Applied to Digital Signal Processing
☆62Updated last year
Alternatives and similar repositories for interpolation
Users that are interested in interpolation are comparing it to the libraries listed below
Sorting:
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆117Updated 4 years ago
- A series of CORDIC related projects☆110Updated 9 months ago
- A collection of demonstration digital filters☆155Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Verilog wishbone components☆117Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Wishbone controlled I2C controllers☆52Updated 9 months ago