Digital Interpolation Techniques Applied to Digital Signal Processing
☆69Jun 24, 2024Updated 2 years ago
Alternatives and similar repositories for interpolation
Users that are interested in interpolation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the python implementation of the NEDI (New Edge-Directed Interpolation)☆15Sep 29, 2020Updated 5 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Mar 16, 2026Updated 3 months ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Testbenches for HDL projects☆23Jun 17, 2026Updated last week
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆29Jun 21, 2026Updated last week
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 6 years ago
- Artix7 SOM☆20Sep 9, 2024Updated last year
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Matlab functions for wireless communications focussing mostly on LTE / 3GPP.☆49Aug 20, 2012Updated 13 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- iNEDI (improved New Edge-Directed Interpolation) Image Zooming Algorithm☆31May 13, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆121Jan 18, 2024Updated 2 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- USB audio interface,design by STM32 and EP4CE6 FPGA,support DSD☆16Jan 20, 2017Updated 9 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆14Oct 20, 2015Updated 10 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Jun 22, 2026Updated last week
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Enhanced Edge Directed Interpolation.☆12Sep 8, 2021Updated 4 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆18May 9, 2024Updated 2 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago