MorrisMA / 1PPS-DPLLLinks
DPLL for phase-locking to 1PPS signal
☆32Updated 9 years ago
Alternatives and similar repositories for 1PPS-DPLL
Users that are interested in 1PPS-DPLL are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- Verilog wishbone components☆119Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- ☆86Updated 8 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A wishbone controlled scope for FPGA's☆84Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- A collection of demonstration digital filters☆156Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆69Updated 3 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆248Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago