DPLL for phase-locking to 1PPS signal
☆35Jul 25, 2016Updated 10 years ago
Alternatives and similar repositories for 1PPS-DPLL
Users that are interested in 1PPS-DPLL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Real Time Clock core for FPGA's☆31Jan 17, 2024Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 4 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 9 years ago
- ☆12Oct 24, 2020Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆122Jan 18, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 4 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Nov 24, 2025Updated 9 months ago
- Simple key value pairs store only integer and string types.☆11Nov 5, 2018Updated 7 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- ☆25Jun 14, 2026Updated 2 months ago
- Power analysis of the ICE40UP5K-SG48 devices☆39Sep 26, 2020Updated 5 years ago
- GPS Disciplined Oscillator for high-precision timekeeping. More accurate than my Rubidium-based atomic clock.☆33Jun 9, 2019Updated 7 years ago
- FPGA clone of the game Super Hexagon☆12May 12, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- Sample code for integrating LightWare rangefinders into various platforms.☆10Oct 22, 2025Updated 10 months ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- Source Code Files for the MonkeyListen Project☆12Oct 25, 2016Updated 9 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆31Dec 20, 2022Updated 3 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Sep 16, 2018Updated 7 years ago
- Experiments with self-synchronizing LFSR scramblers☆16Oct 11, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Jun 14, 2026Updated 2 months ago
- RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)☆21Jan 13, 2025Updated last year
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆12Nov 9, 2022Updated 3 years ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆22Jul 20, 2022Updated 4 years ago
- 1-PPS support for gnss-sdr☆40May 9, 2025Updated last year
- ☆27Jun 12, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Nov 15, 2021Updated 4 years ago
- ☆10Apr 2, 2016Updated 10 years ago
- Wine fakedlls (32 and 64 bit) for running windows apps that support SDRPlay on linux with wine☆11Jan 17, 2016Updated 10 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- Docker files from Ettus Research☆16Jul 31, 2026Updated last month