MorrisMA / 1PPS-DPLLLinks
DPLL for phase-locking to 1PPS signal
☆32Updated 9 years ago
Alternatives and similar repositories for 1PPS-DPLL
Users that are interested in 1PPS-DPLL are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A collection of demonstration digital filters☆156Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- SPI master and SPI slave for FPGA written in VHDL☆181Updated 4 years ago
- Verilog wishbone components☆118Updated last year
- Xilinx Virtual Cable Daemon☆125Updated 7 months ago
- Xilinx Virtual Cable Server for Raspberry Pi☆117Updated 3 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- A wishbone controlled scope for FPGA's☆84Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆248Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A series of CORDIC related projects☆114Updated 10 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- USB3 PIPE interface for Xilinx 7-Series☆231Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆63Updated last year
- Nitro USB FPGA core☆87Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year