DPLL for phase-locking to 1PPS signal
☆35Jul 25, 2016Updated 9 years ago
Alternatives and similar repositories for 1PPS-DPLL
Users that are interested in 1PPS-DPLL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Real Time Clock core for FPGA's☆28Jan 17, 2024Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 8 years ago
- ☆12Oct 24, 2020Updated 5 years ago
- Power analysis of the ICE40UP5K-SG48 devices☆37Sep 26, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Nov 24, 2025Updated 6 months ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- Simple key value pairs store only integer and string types.☆10Nov 5, 2018Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆72Feb 1, 2015Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A comprehensive Home Assistant script that creates various spooky lighting effects for Halloween. Optimized for reliability with older sm…☆20Dec 18, 2025Updated 5 months ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆22Jul 20, 2022Updated 3 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- Generator of ANSI C tracers which output CTF data streams☆80Apr 2, 2026Updated last month
- easy to use RX and TX handler for the Adalm - Pluto☆18Apr 4, 2022Updated 4 years ago
- ☆10Apr 2, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 1-PPS support for gnss-sdr☆36May 9, 2025Updated last year
- ☆11Dec 19, 2016Updated 9 years ago
- Custom firmware for a 3-key + rotary encoder macropad (Based on IC CH552g) (https://hackaday.io/project/189914)☆21Apr 29, 2024Updated 2 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Oz-style dataflow (single-assignment) variables and streams for Scala☆42Nov 20, 2009Updated 16 years ago
- This repository tracks the changes the the "Unix Timesharing System" paper written by Dennis Ritchie and Ken Thompson.☆11Oct 6, 2018Updated 7 years ago
- Docker files from Ettus Research☆16Aug 11, 2020Updated 5 years ago
- ☆16Sep 1, 2024Updated last year
- This is a significant improvement to the first version☆18Jan 16, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx ZynqMP AXI-ACP Adapter☆21May 16, 2026Updated last week
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- Crossplatform port of original Quake Remake mod with modern Xash3D FWGS build☆14Feb 10, 2025Updated last year
- Unofficial Rigol MSO5xxx oscilloscope control python library☆16Jul 25, 2024Updated last year
- ChibiOS blink with stable 16.1.5☆10Nov 21, 2016Updated 9 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago