MorrisMA / 1PPS-DPLL
DPLL for phase-locking to 1PPS signal
☆32Updated 8 years ago
Alternatives and similar repositories for 1PPS-DPLL:
Users that are interested in 1PPS-DPLL are comparing it to the libraries listed below
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆85Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Extensible FPGA control platform☆60Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- ☆33Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- ☆41Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆57Updated last year
- A wishbone controlled scope for FPGA's☆81Updated last year
- Control and Status Register map generator for HDL projects☆116Updated this week
- Python script to transform a VCD file to wavedrom format☆76Updated 2 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- A collection of demonstration digital filters☆151Updated last year