MorrisMA / 1PPS-DPLLLinks
DPLL for phase-locking to 1PPS signal
☆34Updated 9 years ago
Alternatives and similar repositories for 1PPS-DPLL
Users that are interested in 1PPS-DPLL are comparing it to the libraries listed below
Sorting:
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A series of CORDIC related projects☆120Updated last year
- A wishbone controlled scope for FPGA's☆85Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆96Updated 5 years ago
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- Verilog wishbone components☆123Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- A collection of demonstration digital filters☆162Updated last year
- Xilinx Virtual Cable Daemon☆125Updated 9 months ago
- Basic USB-CDC device core (Verilog)☆82Updated 4 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- ☆89Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- MIPI DSI controller☆80Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Nitro USB FPGA core☆85Updated last year
- VHDL library 4 FPGAs☆182Updated last week
- Wishbone interconnect utilities☆43Updated last week
- CAN Protocol Controller☆39Updated 11 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆123Updated 3 years ago