Xilinx / SDFEC-PYNQLinks
A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC
☆13Updated 3 years ago
Alternatives and similar repositories for SDFEC-PYNQ
Users that are interested in SDFEC-PYNQ are comparing it to the libraries listed below
Sorting:
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Python productivity for RFSoC platforms☆83Updated 3 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆38Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆28Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆19Updated 3 years ago
- ☆19Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 11 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆235Updated 2 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- SDK for FPGA / Linux Instruments☆104Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 5 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Vitis Model Composer Examples and Tutorials☆107Updated 2 weeks ago
- 100G Udp Link For axi Stream☆14Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- A collection of demonstration digital filters☆156Updated last year