Xilinx / SDFEC-PYNQ
A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC
☆13Updated 2 years ago
Alternatives and similar repositories for SDFEC-PYNQ:
Users that are interested in SDFEC-PYNQ are comparing it to the libraries listed below
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆24Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆98Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 8 months ago
- ☆18Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Python productivity for RFSoC platforms☆65Updated 10 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆34Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 4 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆57Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- PYNQ Composabe Overlays☆70Updated 9 months ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Various utilities for working with FPGAs☆11Updated 8 years ago
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- Repository for FPGA projects☆49Updated 5 months ago
- migen + misoc + redpitaya = digital servo☆38Updated 6 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- FPGA and Digital ASIC Build System☆74Updated this week