Gklkrshna / Phase-locked-loop-IC-design
VSD workshop - Phase Locked Loop(PLL) IC Design
☆14Updated 3 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design:
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 3 weeks ago
- Solve one design problem each day for a month☆41Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆61Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆41Updated 3 years ago
- Static Timing Analysis Full Course☆53Updated 2 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆153Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- ☆40Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆85Updated this week
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- RTL to GDS via Cadence Tools☆10Updated 2 years ago
- ☆12Updated 2 years ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- Introductory course into static timing analysis (STA).☆90Updated this week
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago