VSD workshop - Phase Locked Loop(PLL) IC Design
☆15Aug 4, 2021Updated 4 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆82Jun 12, 2023Updated 2 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 6 months ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆37Mar 22, 2026Updated last week
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- pcells for various magnetic passive devices (GPL v3)☆12Sep 21, 2013Updated 12 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 5 months ago
- ☆13Apr 12, 2023Updated 2 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- python with flask☆10Jun 26, 2020Updated 5 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- All Digital Phase-Locked Loop (ADPLL)☆28Jan 16, 2024Updated 2 years ago
- Cadence Virtuoso Design Management System☆36Nov 13, 2022Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆33Aug 31, 2023Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- A LTSPICE like circuit simulation software, base on Qt☆30Mar 14, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆10Feb 9, 2018Updated 8 years ago
- Cadence Skilll support for Sublime Text☆18Feb 23, 2017Updated 9 years ago
- A collection of phase locked loop (PLL) related projects☆118Jan 18, 2024Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆24Dec 3, 2023Updated 2 years ago
- Create command line applications with a config file.☆16Mar 7, 2017Updated 9 years ago
- ☆23Jun 28, 2022Updated 3 years ago
- ☆20May 24, 2020Updated 5 years ago