VSD workshop - Phase Locked Loop(PLL) IC Design
☆16Aug 4, 2021Updated 4 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆21Feb 16, 2022Updated 4 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆86Jun 12, 2023Updated 2 years ago
- A magnet u-joint arms and effector for the Rostock delta 3d printer.☆20May 31, 2013Updated 12 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆14Apr 27, 2026Updated last week
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Apr 14, 2026Updated 3 weeks ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 6 years ago
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Derivative of the Rostock 3D delta printer☆48Jul 15, 2013Updated 12 years ago
- Métamorphose Renamer v3, complete rewrite in C++ and Qt☆10Jul 21, 2015Updated 10 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- the demo codes for New Concept C Language☆13May 14, 2014Updated 11 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆39Apr 23, 2026Updated 2 weeks ago
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆24Aug 25, 2023Updated 2 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 6 months ago
- python with flask☆10Jun 26, 2020Updated 5 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆42Jun 6, 2021Updated 4 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- Cadence Virtuoso Design Management System☆37Nov 13, 2022Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆49Dec 30, 2023Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Optimized firmware for RepRap 3D printers based on the Arduino platform.☆22Oct 12, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- All digital PLL☆27Dec 19, 2017Updated 8 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- A LTSPICE like circuit simulation software, base on Qt☆30Mar 14, 2020Updated 6 years ago
- Cadence Skilll support for Sublime Text☆18Feb 23, 2017Updated 9 years ago
- A collection of phase locked loop (PLL) related projects☆118Jan 18, 2024Updated 2 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆276Mar 26, 2022Updated 4 years ago