Gklkrshna / Phase-locked-loop-IC-designLinks
VSD workshop - Phase Locked Loop(PLL) IC Design
☆15Updated 4 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆77Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 5 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆367Updated 2 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆181Updated 11 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆166Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆19Updated 3 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆46Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Basic RISC-V Test SoC☆157Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆110Updated 7 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆164Updated 3 weeks ago
- PCIE 5.0 Graduation project (Verification Team)☆85Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- This is the main repository for all the examples for the book Practical UVM☆206Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last month
- UVM 1.2 port to Python☆253Updated 8 months ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆53Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆90Updated last year
- AHB3-Lite Interconnect☆95Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆167Updated 2 months ago