Gklkrshna / Phase-locked-loop-IC-designLinks
VSD workshop - Phase Locked Loop(PLL) IC Design
☆15Updated 4 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆348Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 5 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆168Updated 9 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- ☆162Updated 2 years ago
- UVM 1.2 port to Python☆253Updated 6 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆157Updated last week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- ☆148Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆208Updated 3 weeks ago
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆362Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆146Updated 7 years ago
- Solve one design problem each day for a month☆44Updated 2 years ago
- SPI Master for FPGA - VHDL and Verilog☆296Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago