Gklkrshna / Phase-locked-loop-IC-design
VSD workshop - Phase Locked Loop(PLL) IC Design
☆14Updated 3 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design:
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆59Updated this week
- ☆40Updated 2 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- ☆45Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆14Updated 4 years ago
- Basic RISC-V Test SoC☆109Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- Solve one design problem each day for a month☆39Updated last year
- Cadence Virtuoso Design Management System☆33Updated 2 years ago
- Verilog digital signal processing components☆125Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 5 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆36Updated 11 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 10 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆61Updated 10 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- Static Timing Analysis Full Course☆47Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆149Updated 2 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- SDRAM controller with AXI4 interface☆84Updated 5 years ago
- ☆14Updated 3 years ago
- AHB3-Lite Interconnect☆83Updated 8 months ago