Gklkrshna / Phase-locked-loop-IC-designLinks
VSD workshop - Phase Locked Loop(PLL) IC Design
☆14Updated 3 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆67Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- All digital PLL☆28Updated 7 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 4 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- ☆14Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- ☆41Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- ☆11Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆138Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago