Gklkrshna / Phase-locked-loop-IC-designView external linksLinks
VSD workshop - Phase Locked Loop(PLL) IC Design
☆15Aug 4, 2021Updated 4 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 3 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago
- A magnet u-joint arms and effector for the Rostock delta 3d printer.☆20May 31, 2013Updated 12 years ago
- Cadence Virtuoso Design Management System☆36Nov 13, 2022Updated 3 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆41Jun 6, 2021Updated 4 years ago
- ☆13Apr 12, 2023Updated 2 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Train neural network via pytorch, and run nn model on ESP32☆11Dec 1, 2022Updated 3 years ago
- Official Imba Base Template for new projects☆10Jan 6, 2023Updated 3 years ago
- ☆11Updated this week
- 3D Visualisation of Sensor Information on Google Android Platform☆11Mar 17, 2015Updated 10 years ago
- ☆15Jan 17, 2023Updated 3 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 5 months ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆11Nov 16, 2021Updated 4 years ago
- pcells for various magnetic passive devices (GPL v3)☆12Sep 21, 2013Updated 12 years ago
- cryptam document malware analysis tool☆12Jun 18, 2023Updated 2 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- ☆13Jul 10, 2023Updated 2 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- bil verification tool☆12Jun 30, 2022Updated 3 years ago
- Community website for HabitRPG (Drupal)☆13Oct 31, 2013Updated 12 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 4 months ago
- Create command line applications with a config file.☆16Mar 7, 2017Updated 8 years ago
- Current setup - Arch Linux + sway☆14Oct 2, 2022Updated 3 years ago
- 基于幼麟麻将开发☆15Jul 31, 2020Updated 5 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Watch Face Description Language☆16Dec 25, 2019Updated 6 years ago
- Run DependencyCheck Against Your Orgs GitHub Repos.☆14Jan 5, 2018Updated 8 years ago
- Derivative of the Rostock 3D delta printer☆48Jul 15, 2013Updated 12 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆31Updated this week
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆14Dec 22, 2020Updated 5 years ago