Gklkrshna / Phase-locked-loop-IC-designLinks
VSD workshop - Phase Locked Loop(PLL) IC Design
☆15Updated 4 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆74Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆19Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆176Updated 10 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆360Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆34Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Solve one design problem each day for a month☆46Updated 2 years ago
- ☆166Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆165Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆220Updated 7 months ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆162Updated this week
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆54Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year
- This is the main repository for all the examples for the book Practical UVM☆203Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- AHB3-Lite Interconnect☆93Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- ☆149Updated 2 years ago