Gklkrshna / Phase-locked-loop-IC-designLinks
VSD workshop - Phase Locked Loop(PLL) IC Design
☆15Updated 4 years ago
Alternatives and similar repositories for Phase-locked-loop-IC-design
Users that are interested in Phase-locked-loop-IC-design are comparing it to the libraries listed below
Sorting:
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- ☆164Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆173Updated 9 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆77Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 5 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆36Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- UVM 1.2 port to Python☆253Updated 6 months ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Solve one design problem each day for a month☆46Updated 2 years ago
- RTL to GDS via Cadence Tools☆13Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog digital signal processing components☆153Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated 2 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆352Updated this week
- A Framework for Design and Verification of Image Processing Applications using UVM☆106Updated 7 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆159Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆286Updated 2 months ago
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆147Updated 7 years ago
- AHB3-Lite Interconnect☆92Updated last year