abhishek-kakkar / 100DayFPGALinks
Scratchpad repository for the 100-day FPGA challenge
☆14Updated 6 years ago
Alternatives and similar repositories for 100DayFPGA
Users that are interested in 100DayFPGA are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Virtual Development Board☆61Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Small footprint and configurable JESD204B core☆44Updated 4 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- ☆33Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated this week
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Small footprint and configurable SPI core☆43Updated last week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A wishbone controlled scope for FPGA's☆83Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago