A-T-Kristensen / patmos_HLSLinks
Hardware Accelerators (HwAs) constructed in Vivado HLS
☆20Updated 8 years ago
Alternatives and similar repositories for patmos_HLS
Users that are interested in patmos_HLS are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆27Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- FPU Generator☆20Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- ☆15Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 7 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆29Updated 8 years ago
- APB Logic☆20Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year