A-T-Kristensen / patmos_HLSLinks
Hardware Accelerators (HwAs) constructed in Vivado HLS
☆20Updated 8 years ago
Alternatives and similar repositories for patmos_HLS
Users that are interested in patmos_HLS are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- FPU Generator☆20Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆15Updated 3 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆27Updated last year
- ☆12Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆44Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 6 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 3 weeks ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- ☆27Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- ☆29Updated last month
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago