A-T-Kristensen / patmos_HLSView external linksLinks
Hardware Accelerators (HwAs) constructed in Vivado HLS
☆20Jul 17, 2017Updated 8 years ago
Alternatives and similar repositories for patmos_HLS
Users that are interested in patmos_HLS are comparing it to the libraries listed below
Sorting:
- Falcon Merlin Compiler☆41Jun 12, 2020Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- general-cores☆21Jul 16, 2025Updated 6 months ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Feb 13, 2025Updated last year
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- ☆29Feb 2, 2017Updated 9 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- Example projects for snickerdoodle☆29Jan 23, 2026Updated 3 weeks ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Aug 29, 2025Updated 5 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 10 months ago
- Refactoring official website backend of ISDC(Sichuan University Information Security and Network Attack and Defense Community)☆10Mar 12, 2018Updated 7 years ago