SamuelBayliss / PotholesLinks
Polyhedral Compilation tool for High Level Synthesis.
☆10Updated 11 years ago
Alternatives and similar repositories for Potholes
Users that are interested in Potholes are comparing it to the libraries listed below
Sorting:
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Gate-Level Simulation on a GPU☆10Updated 8 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆26Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- RISC-V GPGPU☆34Updated 5 years ago
- ☆24Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆48Updated 2 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- RTLCheck☆22Updated 6 years ago
- DATuner Repository☆18Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago