SamuelBayliss / Potholes
Polyhedral Compilation tool for High Level Synthesis.
☆10Updated 10 years ago
Alternatives and similar repositories for Potholes:
Users that are interested in Potholes are comparing it to the libraries listed below
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Convert C files into Verilog☆16Updated 6 years ago
- DATuner Repository☆18Updated 6 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Gate-Level Simulation on a GPU☆10Updated 8 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 10 months ago
- FPGA synthesis tool powered by program synthesis☆42Updated this week
- ☆24Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- ☆27Updated 7 years ago
- ☆25Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- RTLCheck☆21Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 10 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year