SamuelBayliss / Potholes
Polyhedral Compilation tool for High Level Synthesis.
☆10Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for Potholes
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆29Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- ☆26Updated 7 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Convert C files into Verilog☆16Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago
- ☆25Updated 2 years ago
- An advanced header-only exact synthesis library☆23Updated 2 years ago
- Benchmarks for Yosys development☆22Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆19Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- ☆23Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆13Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 4 months ago
- DATuner Repository☆18Updated 6 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- Xilinx Modifications to Halide☆10Updated 3 years ago