falconcomputing / merlin-compilerLinks
Falcon Merlin Compiler
☆40Updated 4 years ago
Alternatives and similar repositories for merlin-compiler
Users that are interested in merlin-compiler are comparing it to the libraries listed below
Sorting:
- ☆58Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆86Updated last year
- ☆29Updated 6 years ago
- ☆59Updated last week
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- ☆15Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆35Updated 4 years ago
- Next generation CGRA generator☆111Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- EQueue Dialect☆40Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- ILA Model Database☆22Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year