Falcon Merlin Compiler
☆41Jun 12, 2020Updated 5 years ago
Alternatives and similar repositories for merlin-compiler
Users that are interested in merlin-compiler are comparing it to the libraries listed below
Sorting:
- ☆60Aug 4, 2023Updated 2 years ago
- Falcon Accelerated Genomics Pipelines☆15Oct 1, 2019Updated 6 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated 3 weeks ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- ☆11Feb 8, 2020Updated 6 years ago
- CUDA Based De-dispersion library☆12Jun 8, 2024Updated last year
- ☆15Mar 24, 2023Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- ☆87Mar 5, 2024Updated last year
- SOPT: Sparse OPTimisation.☆22Jan 31, 2018Updated 8 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆15Feb 25, 2017Updated 9 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- ☆49Dec 10, 2024Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- ☆20Jan 31, 2026Updated last month
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- ☆19Jan 2, 2026Updated last month
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- ☆45Updated this week
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- ☆24Apr 15, 2025Updated 10 months ago