falconcomputing / merlin-compiler
Falcon Merlin Compiler
☆39Updated 4 years ago
Alternatives and similar repositories for merlin-compiler
Users that are interested in merlin-compiler are comparing it to the libraries listed below
Sorting:
- ☆57Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Next generation CGRA generator☆111Updated this week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆86Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- ☆58Updated this week
- ☆29Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- DASS HLS Compiler☆29Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- ☆15Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 4 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆102Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆59Updated 2 weeks ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated last month
- ☆15Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year