Hardware Implementation of Sigmoid Function using verilog HDL
☆16Dec 16, 2019Updated 6 years ago
Alternatives and similar repositories for Sigmoid-Function
Users that are interested in Sigmoid-Function are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- OpenTitan FI formal verification framework☆15Aug 29, 2023Updated 2 years ago
- ☆11Dec 31, 2019Updated 6 years ago
- ☆19Nov 14, 2022Updated 3 years ago
- ☆14Jul 20, 2020Updated 5 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- My notes for getting ROS2 running on raspberry pi zero w☆12Aug 10, 2018Updated 7 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆13Apr 22, 2026Updated last week
- A Rust library for high performance directory walking using libc fts.☆18Dec 12, 2023Updated 2 years ago
- Automatically set the primary video output at boot-time given a video device is unavailable due to hardware-passthrough (VFIO), or any ot…☆13Jun 5, 2025Updated 11 months ago
- 在python框架下，搭建简单三层(20,3,3)BP神经网络,通过对音频的MFCC系数的特征最大值进行学习，在较少训练次数下，实现对三个人音频信号的识别。☆11Jun 9, 2019Updated 6 years ago
- ☆10Jun 3, 2020Updated 5 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Open hardware & software DIY spin coater☆21Dec 2, 2025Updated 5 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- Raspberry Pi cluster with OpenMPI☆14May 13, 2017Updated 8 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- CDF 5/3 & CDF 9/7 Discrete Wavelet Transform☆17Oct 6, 2015Updated 10 years ago
- A novel BCI-based messaging web application that uses P300 speller and emotion detection to bridge the gap in social media accessibility …☆12Aug 31, 2021Updated 4 years ago
- ☆14Aug 8, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Jul 21, 2017Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- the released codes for DiamondGAN - a scalable multiple-to-one domain translation approach in medical imaging☆12Jan 16, 2020Updated 6 years ago
- raid is a GDB-like tiny debugger which is based on ptrace.☆16Jul 27, 2022Updated 3 years ago
- A collection of my FPGA projects and experiments.☆13May 3, 2022Updated 4 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- An explanation of patents from Neuralink in PPT format (some including Python Jupyter notebooks). For educational purposes only.☆17Nov 26, 2024Updated last year