aniket0511 / Sigmoid-FunctionLinks
Hardware Implementation of Sigmoid Function using verilog HDL
☆15Updated 5 years ago
Alternatives and similar repositories for Sigmoid-Function
Users that are interested in Sigmoid-Function are comparing it to the libraries listed below
Sorting:
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆33Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- Simple cache design implementation in verilog☆47Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- ☆52Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆18Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- ☆19Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- UVM and System Verilog Manuals☆42Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆17Updated last month
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago