aniket0511 / Sigmoid-Function
Hardware Implementation of Sigmoid Function using verilog HDL
☆15Updated 5 years ago
Alternatives and similar repositories for Sigmoid-Function:
Users that are interested in Sigmoid-Function are comparing it to the libraries listed below
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Updated 5 years ago
- ☆31Updated 5 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆44Updated 9 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- Asynchronous fifo in verilog☆33Updated 9 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- ☆17Updated 2 weeks ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- ☆21Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- UVM and System Verilog Manuals☆41Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 11 months ago