scratch-gpu / MIAOW2
MIAOW2.0 FPGA implementable design
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for MIAOW2
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- ☆37Updated 5 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆25Updated 4 years ago
- ☆24Updated 9 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- ☆11Updated 8 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- DUTH RISC-V Microprocessor☆19Updated 2 weeks ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- ☆22Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 3 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- PCI Express controller model☆46Updated 2 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated last month