scratch-gpu / MIAOW2
MIAOW2.0 FPGA implementable design
☆12Updated 7 years ago
Alternatives and similar repositories for MIAOW2:
Users that are interested in MIAOW2 are comparing it to the libraries listed below
- ☆41Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆25Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 4 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆31Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- ☆26Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- Network on Chip for MPSoC☆26Updated 3 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 3 weeks ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆28Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Reconfigurable Binary Engine☆16Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year