scratch-gpu / MIAOW2Links
MIAOW2.0 FPGA implementable design
☆12Updated 7 years ago
Alternatives and similar repositories for MIAOW2
Users that are interested in MIAOW2 are comparing it to the libraries listed below
Sorting:
- PCI Express controller model☆60Updated 2 years ago
- ☆52Updated 6 years ago
- ☆29Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆14Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Network on Chip for MPSoC☆26Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- ☆63Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆30Updated 2 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago