scratch-gpu / MIAOW2Links
MIAOW2.0 FPGA implementable design
☆12Updated 8 years ago
Alternatives and similar repositories for MIAOW2
Users that are interested in MIAOW2 are comparing it to the libraries listed below
Sorting:
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- PCI Express controller model☆68Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- ☆56Updated 6 years ago
- ☆30Updated 5 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- ☆13Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- Public release☆57Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆14Updated 2 years ago
- ☆27Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago