MIAOW2.0 FPGA implementable design
☆12Oct 18, 2017Updated 8 years ago
Alternatives and similar repositories for MIAOW2
Users that are interested in MIAOW2 are comparing it to the libraries listed below
Sorting:
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Digital Waveform Viewer☆17Jan 22, 2024Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- The FCUDA CUDA-to-RTL compiler☆20Jul 1, 2016Updated 9 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆61Jun 27, 2020Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆119May 11, 2023Updated 2 years ago
- Custom kernel with activated all Exynos 7580 Octa cores for Samsung Galaxy A3 (2016)☆12Jun 27, 2017Updated 8 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Apr 20, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- ☆20Sep 10, 2015Updated 10 years ago
- ☆16Apr 25, 2019Updated 6 years ago
- npm801☆15Jun 29, 2018Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Using STM32F103x and VS1053 module to play MP3 files☆12Sep 18, 2016Updated 9 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A spring-model cloth physics simulator made using C/C++ and rendered in OpenGL☆15Jul 3, 2022Updated 3 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- PCB files for the Push Button Power Switch PCB☆12Dec 2, 2020Updated 5 years ago
- Draw snowflakes with code using Python Turtle☆10Jul 9, 2025Updated 7 months ago
- Yocto metalayer for TQ System SOM hardware support☆12Feb 3, 2026Updated 3 weeks ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago